Home
last modified time | relevance | path

Searched refs:MPU_RASR_C_Msk (Results 1 – 15 of 15) sorted by relevance

/loramac-node-3.4.0/src/boards/mcu/stm32/STM32L1xx_HAL_Driver/Inc/
Dstm32l1xx_ll_cortex.h210 #define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */
/loramac-node-3.4.0/src/boards/mcu/stm32/STM32L4xx_HAL_Driver/Inc/
Dstm32l4xx_ll_cortex.h210 #define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */
/loramac-node-3.4.0/src/boards/mcu/stm32/STM32L0xx_HAL_Driver/Inc/
Dstm32l0xx_ll_cortex.h199 #define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */
/loramac-node-3.4.0/src/boards/mcu/saml21/cmsis/
Dcore_cm0plus.h570 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_sc000.h589 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_cm3.h1126 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_sc300.h1106 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_cm4.h1166 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_cm7.h1350 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
/loramac-node-3.4.0/src/boards/mcu/stm32/cmsis/
Dcore_cm0plus.h632 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_sc000.h643 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_cm3.h1207 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_sc300.h1189 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_cm4.h1268 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro
Dcore_cm7.h1473 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU … macro