| /hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/ |
| D | core-isa.h | 246 #define XCHAL_INTLEVEL5_MASK 0x00002000 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/ |
| D | core-isa.h | 348 #define XCHAL_INTLEVEL5_MASK 0x000F8000 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/ |
| D | core-isa.h | 348 #define XCHAL_INTLEVEL5_MASK 0x000F8000 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/ |
| D | core-isa.h | 348 #define XCHAL_INTLEVEL5_MASK 0x000F8000 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/ |
| D | core-isa.h | 371 #define XCHAL_INTLEVEL5_MASK 0x000F8000 macro
|
| /hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/ |
| D | core-isa.h | 367 #define XCHAL_INTLEVEL5_MASK 0x00002000 macro
|
| /hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/ |
| D | core-isa.h | 336 #define XCHAL_INTLEVEL5_MASK 0x00000001 macro
|
| /hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/ |
| D | core-isa.h | 336 #define XCHAL_INTLEVEL5_MASK 0x00000001 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/ |
| D | core-isa.h | 462 #define XCHAL_INTLEVEL5_MASK 0x00000100 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/ |
| D | core-isa.h | 462 #define XCHAL_INTLEVEL5_MASK 0x00000100 macro
|
| /hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/ |
| D | core-isa.h | 434 #define XCHAL_INTLEVEL5_MASK 0x00000000 macro
|
| /hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/ |
| D | core-isa.h | 363 #define XCHAL_INTLEVEL5_MASK 0x00000001 macro
|
| /hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/ |
| D | core-isa.h | 441 #define XCHAL_INTLEVEL5_MASK 0x00002000 macro
|
| D | core.h | 228 XCHAL_SEP XCHAL_INTLEVEL5_MASK \
|
| /hal_xtensa-latest/src/hal/ |
| D | interrupts.c | 290 {0,0,0,0, XCHAL_INTLEVEL5_MASK,0,0,0, 0,0,0,0, 0,0,0,0},
|
| /hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/ |
| D | core-isa.h | 463 #define XCHAL_INTLEVEL5_MASK 0x00000001 macro
|
| /hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/ |
| D | core-isa.h | 477 #define XCHAL_INTLEVEL5_MASK 0x00000001 macro
|
| /hal_xtensa-latest/include/xtensa/config/ |
| D | core.h | 191 XCHAL_SEP XCHAL_INTLEVEL5_MASK \
|
