| /hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/ |
| D | core-isa.h | 242 #define XCHAL_INTLEVEL1_MASK 0x001F80FF macro
|
| /hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/ |
| D | core-isa.h | 344 #define XCHAL_INTLEVEL1_MASK 0x0000000F macro
|
| /hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/ |
| D | core-isa.h | 344 #define XCHAL_INTLEVEL1_MASK 0x0000000F macro
|
| /hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/ |
| D | core-isa.h | 344 #define XCHAL_INTLEVEL1_MASK 0x0000000F macro
|
| /hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/ |
| D | core-isa.h | 367 #define XCHAL_INTLEVEL1_MASK 0x0000000F macro
|
| /hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/ |
| D | core-isa.h | 363 #define XCHAL_INTLEVEL1_MASK 0x001F80FF macro
|
| /hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/ |
| D | core-isa.h | 332 #define XCHAL_INTLEVEL1_MASK 0x00000100 macro
|
| /hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/ |
| D | core-isa.h | 332 #define XCHAL_INTLEVEL1_MASK 0x00000100 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/ |
| D | core-isa.h | 458 #define XCHAL_INTLEVEL1_MASK 0x00000003 macro
|
| /hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/ |
| D | core-isa.h | 458 #define XCHAL_INTLEVEL1_MASK 0x00000003 macro
|
| /hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/ |
| D | core-isa.h | 430 #define XCHAL_INTLEVEL1_MASK 0x00B900FF macro
|
| /hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/ |
| D | core-isa.h | 359 #define XCHAL_INTLEVEL1_MASK 0x0000FFC0 macro
|
| /hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/ |
| D | core-isa.h | 437 #define XCHAL_INTLEVEL1_MASK 0x005F80FF macro
|
| D | core.h | 224 XCHAL_SEP XCHAL_INTLEVEL1_MASK \
|
| /hal_xtensa-latest/src/hal/ |
| D | int_asm.S | 509 #define CLEARABLE_INTLEVEL1_MASK (XCHAL_INTLEVEL1_MASK & XCHAL_INTCLEARABLE_MASK)
|
| D | interrupts.c | 278 {0,0,0,0, XCHAL_INTLEVEL1_MASK,0,0,0, 0,0,0,0, 0,0,0,0},
|
| /hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/ |
| D | core-isa.h | 459 #define XCHAL_INTLEVEL1_MASK 0x0000FFE0 macro
|
| /hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/ |
| D | core-isa.h | 473 #define XCHAL_INTLEVEL1_MASK 0x0000FFE0 macro
|
| /hal_xtensa-latest/include/xtensa/config/ |
| D | core.h | 187 XCHAL_SEP XCHAL_INTLEVEL1_MASK \
|
