Home
last modified time | relevance | path

Searched refs:XCHAL_INT20_LEVEL (Results 1 – 16 of 16) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h280 #define XCHAL_INT20_LEVEL 1 macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h382 #define XCHAL_INT20_LEVEL 7 macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h382 #define XCHAL_INT20_LEVEL 7 macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h382 #define XCHAL_INT20_LEVEL 7 macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h405 #define XCHAL_INT20_LEVEL 7 macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h401 #define XCHAL_INT20_LEVEL 1 macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h370 #define XCHAL_INT20_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h370 #define XCHAL_INT20_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h468 #define XCHAL_INT20_LEVEL 1 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h397 #define XCHAL_INT20_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h475 #define XCHAL_INT20_LEVEL 1 macro
Dcore.h301 XCHAL_SEP XCHAL_INT20_LEVEL \
451 # define XCHAL_INT20_LEVEL 0 macro
/hal_xtensa-latest/src/hal/
Dinterrupts.c329 DEFAULT_INTVPRI( XCHAL_INT20_LEVEL ),
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h497 #define XCHAL_INT20_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h511 #define XCHAL_INT20_LEVEL 2 macro
/hal_xtensa-latest/include/xtensa/config/
Dcore.h264 XCHAL_SEP XCHAL_INT20_LEVEL \
420 # define XCHAL_INT20_LEVEL 0 macro