Home
last modified time | relevance | path

Searched refs:XCHAL_INT17_LEVEL (Results 1 – 16 of 16) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h277 #define XCHAL_INT17_LEVEL 1 macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h379 #define XCHAL_INT17_LEVEL 5 macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h379 #define XCHAL_INT17_LEVEL 5 macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h379 #define XCHAL_INT17_LEVEL 5 macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h402 #define XCHAL_INT17_LEVEL 5 macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h398 #define XCHAL_INT17_LEVEL 1 macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h367 #define XCHAL_INT17_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h367 #define XCHAL_INT17_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h465 #define XCHAL_INT17_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h394 #define XCHAL_INT17_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h472 #define XCHAL_INT17_LEVEL 1 macro
Dcore.h298 XCHAL_SEP XCHAL_INT17_LEVEL \
439 # define XCHAL_INT17_LEVEL 0 macro
/hal_xtensa-latest/src/hal/
Dinterrupts.c326 DEFAULT_INTVPRI( XCHAL_INT17_LEVEL ),
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h494 #define XCHAL_INT17_LEVEL 2 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h508 #define XCHAL_INT17_LEVEL 2 macro
/hal_xtensa-latest/include/xtensa/config/
Dcore.h261 XCHAL_SEP XCHAL_INT17_LEVEL \
408 # define XCHAL_INT17_LEVEL 0 macro