Home
last modified time | relevance | path

Searched refs:XSHAL_ISS_CACHEATTR_BYPASS (Results 1 – 13 of 13) sorted by relevance

/hal_xtensa-3.5.0/include/xtensa/
Dsimboard.h63 #define XTBOARD_CACHEATTR_BYPASS XSHAL_ISS_CACHEATTR_BYPASS
/hal_xtensa-3.5.0/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dsystem.h180 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/mt8195_adsp/xtensa/config/
Dsystem.h180 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dsystem.h186 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/dc233c/xtensa/config/
Dsystem.h185 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/nxp_imx8/xtensa/config/
Dsystem.h197 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/sample_controller/xtensa/config/
Dsystem.h197 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/mimx8ml8/xtensa/config/
Dsystem.h197 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dsystem.h201 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dsystem.h201 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dsystem.h201 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dsystem.h201 #define XSHAL_ISS_CACHEATTR_BYPASS XSHAL_TRAPNULL_CACHEATTR_BYPASS macro
/hal_xtensa-3.5.0/src/hal/
Dsyscache_asm.S46 #define CACHEATTR_BYPASS XSHAL_ISS_CACHEATTR_BYPASS