Home
last modified time | relevance | path

Searched refs:STAT (Results 1 – 8 of 8) sorted by relevance

/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/driverlib/
Daes256.c71 while (!BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_KEYWR_OFS)) in AES256_setCipherKey()
97 BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_KEYWR_OFS) = 1; in AES256_encryptData()
100 while (BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_BUSY_OFS)) in AES256_encryptData()
132 BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_KEYWR_OFS) = 1; in AES256_decryptData()
135 while (BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_BUSY_OFS)) in AES256_decryptData()
186 while (BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_BUSY_OFS)) in AES256_setDecipherKey()
235 BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_KEYWR_OFS) = 1; in AES256_startEncryptData()
256 BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_KEYWR_OFS) = 1; in AES256_startDecryptData()
305 if (BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_BUSY_OFS)) in AES256_getDataOut()
321 return BITBAND_PERI(AES256_CMSIS(moduleInstance)->STAT, AES256_STAT_BUSY_OFS); in AES256_isBusy()
Dcs.c234 while (!BITBAND_PERI(CS->STAT, CS_STAT_ACLK_READY_OFS)) in CS_initClockSignal()
243 while (!BITBAND_PERI(CS->STAT, CS_STAT_ACLK_READY_OFS)) in CS_initClockSignal()
253 while (!BITBAND_PERI(CS->STAT, CS_STAT_MCLK_READY_OFS)) in CS_initClockSignal()
261 while (!BITBAND_PERI(CS->STAT, CS_STAT_MCLK_READY_OFS)) in CS_initClockSignal()
270 while (!BITBAND_PERI(CS->STAT, CS_STAT_SMCLK_READY_OFS)) in CS_initClockSignal()
278 while (!BITBAND_PERI(CS->STAT, CS_STAT_SMCLK_READY_OFS)) in CS_initClockSignal()
287 while (!BITBAND_PERI(CS->STAT, CS_STAT_HSMCLK_READY_OFS)) in CS_initClockSignal()
295 while (!BITBAND_PERI(CS->STAT, CS_STAT_HSMCLK_READY_OFS)) in CS_initClockSignal()
305 while (!BITBAND_PERI(CS->STAT, CS_STAT_BCLK_READY_OFS)) in CS_initClockSignal()
319 while (!BITBAND_PERI(CS->STAT, CS_STAT_BCLK_READY_OFS)) in CS_initClockSignal()
/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/inc/
Dmsp432p401m.h381 …__IO uint16_t STAT; /*!< AES Accelerato… member
466 …__I uint32_t STAT; /*!< Status Registe… member
709 …__I uint32_t STAT; /*!< Status Registe… member
Dmsp432p401r.h381 …__IO uint16_t STAT; /*!< AES Accelerato… member
466 …__I uint32_t STAT; /*!< Status Registe… member
709 …__I uint32_t STAT; /*!< Status Registe… member
Dmsp432p4111.h373 …__IO uint16_t STAT; /*!< AES Accelerato… member
458 …__I uint32_t STAT; /*!< Status Registe… member
701 …__I uint32_t STAT; /*!< Status Registe… member
Dmsp432p411v.h373 …__IO uint16_t STAT; /*!< AES Accelerato… member
458 …__I uint32_t STAT; /*!< Status Registe… member
701 …__I uint32_t STAT; /*!< Status Registe… member
Dmsp432p411y.h373 …__IO uint16_t STAT; /*!< AES Accelerato… member
458 …__I uint32_t STAT; /*!< Status Registe… member
701 …__I uint32_t STAT; /*!< Status Registe… member
Dmsp432p4xx.h364 …__IO uint16_t STAT; /*!< AES Accelerato… member
413 …__I uint32_t STAT; /*!< Status Registe… member
637 …__I uint32_t STAT; /*!< Status Registe… member