Home
last modified time | relevance | path

Searched refs:EUSCI_A_CTLW0_SWRST_OFS (Results 1 – 10 of 10) sorted by relevance

/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/driverlib/
Dspi.c85 BITBAND_PERI(EUSCI_B_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in SPI_initMaster()
141 BITBAND_PERI(EUSCI_B_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in SPI_initMaster()
225 BITBAND_PERI(EUSCI_A_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in SPI_initSlave()
261 BITBAND_PERI(EUSCI_B_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in SPI_initSlave()
589 BITBAND_PERI(EUSCI_B_CMSIS(baseAddress)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in EUSCI_B_SPI_masterChangeClock()
595 BITBAND_PERI(EUSCI_B_CMSIS(baseAddress)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 0; in EUSCI_B_SPI_masterChangeClock()
657 BITBAND_PERI(EUSCI_B_CMSIS(baseAddress)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in EUSCI_B_SPI_slaveInit()
705 BITBAND_PERI(EUSCI_B_CMSIS(baseAddress)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in EUSCI_B_SPI_changeClockPhasePolarity()
711 BITBAND_PERI(EUSCI_B_CMSIS(baseAddress)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 0; in EUSCI_B_SPI_changeClockPhasePolarity()
877 BITBAND_PERI(EUSCI_B_CMSIS(baseAddress)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 0; in EUSCI_B_SPI_enable()
[all …]
Duart.c69 BITBAND_PERI(EUSCI_A_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in UART_initModule()
141 BITBAND_PERI(EUSCI_A_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 0; in UART_enableModule()
147 BITBAND_PERI(EUSCI_A_CMSIS(moduleInstance)->CTLW0, EUSCI_A_CTLW0_SWRST_OFS) = 1; in UART_disableModule()
/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/inc/
Dmsp432p401m_classic.h2475 #define UCSWRST_OFS EUSCI_A_CTLW0_SWRST_OFS /*!< UCSWRST Offse…
Dmsp432p401r_classic.h2475 #define UCSWRST_OFS EUSCI_A_CTLW0_SWRST_OFS /*!< UCSWRST Offse…
Dmsp432p401m.h3530 #define EUSCI_A_CTLW0_SWRST_OFS ( 0) /*!< UCSWRST Bit O… macro
Dmsp432p401r.h3530 #define EUSCI_A_CTLW0_SWRST_OFS ( 0) /*!< UCSWRST Bit O… macro
Dmsp432p4111.h3510 #define EUSCI_A_CTLW0_SWRST_OFS ( 0) /*!< UCSWRST Bit O… macro
Dmsp432p411v.h3510 #define EUSCI_A_CTLW0_SWRST_OFS ( 0) /*!< UCSWRST Bit O… macro
Dmsp432p411y.h3510 #define EUSCI_A_CTLW0_SWRST_OFS ( 0) /*!< UCSWRST Bit O… macro
Dmsp432p4xx.h2922 #define EUSCI_A_CTLW0_SWRST_OFS ( 0) /*!< UCSWRST Bit O… macro