Home
last modified time | relevance | path

Searched refs:EUSCI_A_CTLW0_CKPL (Results 1 – 10 of 10) sorted by relevance

/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/driverlib/
Dspi.c96 …& ~(EUSCI_A_CTLW0_SSEL_MASK + EUSCI_A_CTLW0_CKPH + EUSCI_A_CTLW0_CKPL + EUSCI_A_CTLW0_SEVENBIT + E… in SPI_initMaster()
152 …& ~(EUSCI_A_CTLW0_SSEL_MASK + EUSCI_A_CTLW0_CKPH + EUSCI_A_CTLW0_CKPL + EUSCI_A_CTLW0_SEVENBIT + E… in SPI_initMaster()
230 …~(EUSCI_A_CTLW0_MSB + EUSCI_A_CTLW0_SEVENBIT + EUSCI_A_CTLW0_MST + EUSCI_A_CTLW0_CKPL + EUSCI_A_CT… in SPI_initSlave()
266 …~(EUSCI_A_CTLW0_MSB + EUSCI_A_CTLW0_SEVENBIT + EUSCI_A_CTLW0_MST + EUSCI_A_CTLW0_CKPL + EUSCI_A_CT… in SPI_initSlave()
661 …& ~(EUSCI_A_CTLW0_MSB + EUSCI_A_CTLW0_SEVENBIT + EUSCI_A_CTLW0_MST + EUSCI_A_CTLW0_CKPL + EUSCI_A_… in EUSCI_B_SPI_slaveInit()
708 & ~(EUSCI_A_CTLW0_CKPH + EUSCI_A_CTLW0_CKPL)) | (clockPhase + clockPolarity); in EUSCI_B_SPI_changeClockPhasePolarity()
1072 …& ~(EUSCI_A_CTLW0_MSB + EUSCI_A_CTLW0_SEVENBIT + EUSCI_A_CTLW0_MST + EUSCI_A_CTLW0_CKPL + EUSCI_A_… in EUSCI_A_SPI_slaveInit()
1119 & ~(EUSCI_A_CTLW0_CKPH + EUSCI_A_CTLW0_CKPL)) | (clockPhase + clockPolarity); in EUSCI_A_SPI_changeClockPhasePolarity()
Dspi.h736 #define EUSCI_A_SPI_CLOCKPOLARITY_INACTIVITY_HIGH EUSCI_A_CTLW0_CKPL
/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/inc/
Dmsp432p401m_classic.h2568 #define UCCKPL EUSCI_A_CTLW0_CKPL /*!< Clock polarit…
Dmsp432p401r_classic.h2568 #define UCCKPL EUSCI_A_CTLW0_CKPL /*!< Clock polarit…
Dmsp432p401m.h3593 #define EUSCI_A_CTLW0_CKPL ((uint16_t)0x4000) /*!< Clock polarit… macro
Dmsp432p401r.h3593 #define EUSCI_A_CTLW0_CKPL ((uint16_t)0x4000) /*!< Clock polarit… macro
Dmsp432p4111.h3573 #define EUSCI_A_CTLW0_CKPL ((uint16_t)0x4000) /*!< Clock polarit… macro
Dmsp432p411v.h3573 #define EUSCI_A_CTLW0_CKPL ((uint16_t)0x4000) /*!< Clock polarit… macro
Dmsp432p411y.h3573 #define EUSCI_A_CTLW0_CKPL ((uint16_t)0x4000) /*!< Clock polarit… macro
Dmsp432p4xx.h2969 #define EUSCI_A_CTLW0_CKPL ((uint16_t)0x4000) /*!< Clock polarit… macro