Home
last modified time | relevance | path

Searched refs:CS_CTL1_SELM__DCOCLK (Results 1 – 11 of 11) sorted by relevance

/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/startup_system_files/
Dsystem_msp432p4111.c160 case CS_CTL1_SELM__DCOCLK: in SystemCoreClockUpdate()
306 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
328 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
350 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
374 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
401 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
Dsystem_msp432p411v.c160 case CS_CTL1_SELM__DCOCLK: in SystemCoreClockUpdate()
306 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
328 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
350 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
374 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
401 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
Dsystem_msp432p411y.c160 case CS_CTL1_SELM__DCOCLK: in SystemCoreClockUpdate()
306 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
328 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
350 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
374 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
401 …CS->CTL1 &= ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) | CS_CTL1_SELM__DCOCLK; // Select MCLK as DC… in SystemInit()
Dsystem_msp432p401m.c160 case CS_CTL1_SELM__DCOCLK: in SystemCoreClockUpdate()
296 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
319 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
342 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
367 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
395 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
Dsystem_msp432p401r.c160 case CS_CTL1_SELM__DCOCLK: in SystemCoreClockUpdate()
296 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
319 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
342 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
367 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
395 CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK; in SystemInit()
/hal_ti-3.4.0/simplelink/source/ti/devices/msp432p4xx/inc/
Dmsp432p401m.h2611 #define CS_CTL1_SELM__DCOCLK ((uint32_t)0x00000003) macro
Dmsp432p401r.h2611 #define CS_CTL1_SELM__DCOCLK ((uint32_t)0x00000003) macro
Dmsp432p4111.h2591 #define CS_CTL1_SELM__DCOCLK ((uint32_t)0x00000003) macro
Dmsp432p411v.h2591 #define CS_CTL1_SELM__DCOCLK ((uint32_t)0x00000003) macro
Dmsp432p411y.h2591 #define CS_CTL1_SELM__DCOCLK ((uint32_t)0x00000003) macro
Dmsp432p4xx.h2260 #define CS_CTL1_SELM__DCOCLK ((uint32_t)0x00000003) macro