Home
last modified time | relevance | path

Searched refs:XSPI_WTCR_DCYC_Msk (Results 1 – 25 of 25) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u595xx.h13228 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
13229 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
13681 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
14092 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u5a5xx.h13677 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
13678 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
14130 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
14541 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u5f7xx.h14726 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
14727 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
15179 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
15590 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u545xx.h12278 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
12279 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
12697 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u535xx.h11878 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
11879 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
12297 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u599xx.h16947 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
16948 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
17400 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
17811 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u5g7xx.h15175 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
15176 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
15628 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
16039 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u5f9xx.h17852 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
17853 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
18305 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
18716 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u5a9xx.h17396 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
17397 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
17849 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
18260 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u5g9xx.h18301 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
18302 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
18754 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
19165 #define HSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u575xx.h12913 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
12914 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
13332 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32u585xx.h13362 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x00… macro
13363 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numb…
13781 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h11186 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x000… macro
11187 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numbe…
11598 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32h562xx.h11912 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x000… macro
11913 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numbe…
12324 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32h533xx.h11595 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x000… macro
11596 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numbe…
12007 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32h573xx.h14405 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x000… macro
14406 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numbe…
14817 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
Dstm32h563xx.h13996 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x000… macro
13997 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Numbe…
14408 #define OCTOSPI_WTCR_DCYC_Msk XSPI_WTCR_DCYC_Msk /*!< 0x00…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h13521 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
13522 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
Dstm32h7s7xx.h14555 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
14556 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
Dstm32h7s3xx.h14153 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
14154 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
Dstm32h7r7xx.h13921 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
13922 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h39559 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
39560 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
Dstm32n657xx.h41198 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
41199 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
Dstm32n655xx.h40809 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
40810 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …
Dstm32n647xx.h39948 #define XSPI_WTCR_DCYC_Msk (0x1FUL << XSPI_WTCR_DCYC_Pos) /*!< 0x0000001F */ macro
39949 #define XSPI_WTCR_DCYC XSPI_WTCR_DCYC_Msk /*!< Number of Dummy …