Home
last modified time | relevance | path

Searched refs:XSPI_WPCCR_IMODE_1 (Results 1 – 25 of 25) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u595xx.h13098 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
13551 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
13962 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u5a5xx.h13547 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
14000 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
14411 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u5f7xx.h14596 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
15049 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
15460 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u599xx.h16817 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
17270 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
17681 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u5g7xx.h15045 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
15498 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
15909 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u5f9xx.h17722 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
18175 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
18586 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u5a9xx.h17266 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
17719 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
18130 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u5g9xx.h18171 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
18624 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
19035 #define HSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u545xx.h12148 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
12567 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u535xx.h11748 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
12167 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u575xx.h12783 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
13202 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32u585xx.h13232 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00… macro
13651 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h11056 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x000… macro
11468 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32h562xx.h11782 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x000… macro
12194 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32h533xx.h11465 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x000… macro
11877 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32h573xx.h14275 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x000… macro
14687 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
Dstm32h563xx.h13866 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x000… macro
14278 #define OCTOSPI_WPCCR_IMODE_1 XSPI_WPCCR_IMODE_1 /*!< 0x00…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h13391 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
Dstm32h7s7xx.h14425 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
Dstm32h7s3xx.h14023 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
Dstm32h7r7xx.h13791 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h39429 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
Dstm32n657xx.h41068 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
Dstm32n655xx.h40679 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro
Dstm32n647xx.h39818 #define XSPI_WPCCR_IMODE_1 (0x2UL << XSPI_WPCCR_IMODE_Pos) /*!< 0x00000002 */ macro