Home
last modified time | relevance | path

Searched refs:XSPI_WPCCR_DDTR_Msk (Results 1 – 25 of 25) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u595xx.h13143 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
13144 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
13596 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
14007 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u5a5xx.h13592 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
13593 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
14045 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
14456 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u5f7xx.h14641 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
14642 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
15094 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
15505 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u545xx.h12193 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
12194 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
12612 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u535xx.h11793 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
11794 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
12212 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u599xx.h16862 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
16863 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
17315 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
17726 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u5g7xx.h15090 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
15091 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
15543 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
15954 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u5f9xx.h17767 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
17768 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
18220 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
18631 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u5a9xx.h17311 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
17312 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
17764 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
18175 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u5g9xx.h18216 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
18217 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
18669 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
19080 #define HSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u575xx.h12828 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
12829 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
13247 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32u585xx.h13277 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08… macro
13278 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data…
13696 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h11101 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x080… macro
11102 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data …
11513 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32h562xx.h11827 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x080… macro
11828 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data …
12239 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32h533xx.h11510 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x080… macro
11511 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data …
11922 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32h573xx.h14320 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x080… macro
14321 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data …
14732 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
Dstm32h563xx.h13911 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x080… macro
13912 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data …
14323 #define OCTOSPI_WPCCR_DDTR_Msk XSPI_WPCCR_DDTR_Msk /*!< 0x08…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h13436 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
13437 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
Dstm32h7s7xx.h14470 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
14471 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
Dstm32h7s3xx.h14068 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
14069 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
Dstm32h7r7xx.h13836 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
13837 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h39474 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
39475 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
Dstm32n657xx.h41113 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
41114 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
Dstm32n655xx.h40724 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
40725 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…
Dstm32n647xx.h39863 #define XSPI_WPCCR_DDTR_Msk (0x1UL << XSPI_WPCCR_DDTR_Pos) /*!< 0x08000000 */ macro
39864 #define XSPI_WPCCR_DDTR XSPI_WPCCR_DDTR_Msk /*!< Data Double Tran…