Home
last modified time | relevance | path

Searched refs:XSPI_WPCCR_ADDTR_Pos (Results 1 – 25 of 25) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u595xx.h13114 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
13115 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
13567 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
13978 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u5a5xx.h13563 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
13564 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
14016 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
14427 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u5f7xx.h14612 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
14613 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
15065 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
15476 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u545xx.h12164 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
12165 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
12583 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u535xx.h11764 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
11765 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
12183 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u599xx.h16833 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
16834 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
17286 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
17697 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u5g7xx.h15061 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
15062 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
15514 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
15925 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u5f9xx.h17738 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
17739 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
18191 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
18602 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u5a9xx.h17282 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
17283 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
17735 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
18146 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u5g9xx.h18187 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
18188 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
18640 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
19051 #define HSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u575xx.h12799 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
12800 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
13218 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32u585xx.h13248 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
13249 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00…
13667 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h11072 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
11073 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x000…
11484 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32h562xx.h11798 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
11799 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x000…
12210 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32h533xx.h11481 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
11482 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x000…
11893 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32h573xx.h14291 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
14292 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x000…
14703 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
Dstm32h563xx.h13882 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
13883 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x000…
14294 #define OCTOSPI_WPCCR_ADDTR_Pos XSPI_WPCCR_ADDTR_Pos
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h13407 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
13408 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
Dstm32h7s7xx.h14441 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
14442 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
Dstm32h7s3xx.h14039 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
14040 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
Dstm32h7r7xx.h13807 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
13808 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h39445 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
39446 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
Dstm32n657xx.h41084 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
41085 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
Dstm32n655xx.h40695 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
40696 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */
Dstm32n647xx.h39834 #define XSPI_WPCCR_ADDTR_Pos (11U) macro
39835 #define XSPI_WPCCR_ADDTR_Msk (0x1UL << XSPI_WPCCR_ADDTR_Pos) /*!< 0x00000800 */