Home
last modified time | relevance | path

Searched refs:VREFBUF_CSR_VRR_Pos (Results 1 – 25 of 121) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g031xx.h7472 #define VREFBUF_CSR_VRR_Pos (3U) macro
7473 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g041xx.h7776 #define VREFBUF_CSR_VRR_Pos (3U) macro
7777 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g051xx.h7953 #define VREFBUF_CSR_VRR_Pos (3U) macro
7954 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g061xx.h8257 #define VREFBUF_CSR_VRR_Pos (3U) macro
8258 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g071xx.h8337 #define VREFBUF_CSR_VRR_Pos (3U) macro
8338 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g081xx.h8641 #define VREFBUF_CSR_VRR_Pos (3U) macro
8642 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g0c1xx.h10225 #define VREFBUF_CSR_VRR_Pos (3U) macro
10226 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g0b1xx.h9921 #define VREFBUF_CSR_VRR_Pos (3U) macro
9922 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h8515 #define VREFBUF_CSR_VRR_Pos (3U) macro
8516 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32wle5xx.h8515 #define VREFBUF_CSR_VRR_Pos (3U) macro
8516 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32wl5mxx.h10142 #define VREFBUF_CSR_VRR_Pos (3U) macro
10143 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32wl54xx.h10142 #define VREFBUF_CSR_VRR_Pos (3U) macro
10143 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32wl55xx.h10142 #define VREFBUF_CSR_VRR_Pos (3U) macro
10143 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u083xx.h10311 #define VREFBUF_CSR_VRR_Pos (3U) macro
10312 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32u073xx.h10041 #define VREFBUF_CSR_VRR_Pos (3U) macro
10042 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb35xx.h11997 #define VREFBUF_CSR_VRR_Pos (3U) macro
11998 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32wb55xx.h12902 #define VREFBUF_CSR_VRR_Pos (3U) macro
12903 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32wb5mxx.h12902 #define VREFBUF_CSR_VRR_Pos (3U) macro
12903 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g441xx.h11717 #define VREFBUF_CSR_VRR_Pos (3U) macro
11718 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g431xx.h11487 #define VREFBUF_CSR_VRR_Pos (3U) macro
11488 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g4a1xx.h12227 #define VREFBUF_CSR_VRR_Pos (3U) macro
12228 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g491xx.h11997 #define VREFBUF_CSR_VRR_Pos (3U) macro
11998 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g473xx.h12788 #define VREFBUF_CSR_VRR_Pos (3U) macro
12789 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
Dstm32g471xx.h12220 #define VREFBUF_CSR_VRR_Pos (3U) macro
12221 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l433xx.h14740 #define VREFBUF_CSR_VRR_Pos (3U) macro
14741 #define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos) /*!< 0x00000008 */

12345