Home
last modified time | relevance | path

Searched refs:VREFBUF_CSR_HIZ_Pos (Results 1 – 25 of 121) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g031xx.h7466 #define VREFBUF_CSR_HIZ_Pos (1U) macro
7467 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g041xx.h7770 #define VREFBUF_CSR_HIZ_Pos (1U) macro
7771 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g051xx.h7947 #define VREFBUF_CSR_HIZ_Pos (1U) macro
7948 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g061xx.h8251 #define VREFBUF_CSR_HIZ_Pos (1U) macro
8252 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g071xx.h8331 #define VREFBUF_CSR_HIZ_Pos (1U) macro
8332 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g081xx.h8635 #define VREFBUF_CSR_HIZ_Pos (1U) macro
8636 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g0c1xx.h10219 #define VREFBUF_CSR_HIZ_Pos (1U) macro
10220 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g0b1xx.h9915 #define VREFBUF_CSR_HIZ_Pos (1U) macro
9916 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h8509 #define VREFBUF_CSR_HIZ_Pos (1U) macro
8510 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32wle5xx.h8509 #define VREFBUF_CSR_HIZ_Pos (1U) macro
8510 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32wl5mxx.h10136 #define VREFBUF_CSR_HIZ_Pos (1U) macro
10137 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32wl54xx.h10136 #define VREFBUF_CSR_HIZ_Pos (1U) macro
10137 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32wl55xx.h10136 #define VREFBUF_CSR_HIZ_Pos (1U) macro
10137 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u083xx.h10305 #define VREFBUF_CSR_HIZ_Pos (1U) macro
10306 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32u073xx.h10035 #define VREFBUF_CSR_HIZ_Pos (1U) macro
10036 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb35xx.h11991 #define VREFBUF_CSR_HIZ_Pos (1U) macro
11992 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32wb55xx.h12896 #define VREFBUF_CSR_HIZ_Pos (1U) macro
12897 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32wb5mxx.h12896 #define VREFBUF_CSR_HIZ_Pos (1U) macro
12897 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g441xx.h11714 #define VREFBUF_CSR_HIZ_Pos (1U) macro
11715 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g431xx.h11484 #define VREFBUF_CSR_HIZ_Pos (1U) macro
11485 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g4a1xx.h12224 #define VREFBUF_CSR_HIZ_Pos (1U) macro
12225 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g491xx.h11994 #define VREFBUF_CSR_HIZ_Pos (1U) macro
11995 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g473xx.h12785 #define VREFBUF_CSR_HIZ_Pos (1U) macro
12786 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
Dstm32g471xx.h12217 #define VREFBUF_CSR_HIZ_Pos (1U) macro
12218 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l433xx.h14734 #define VREFBUF_CSR_HIZ_Pos (1U) macro
14735 #define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos) /*!< 0x00000002 */

12345