Home
last modified time | relevance | path

Searched refs:VREFBUF_CSR_ENVR_Pos (Results 1 – 25 of 121) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g031xx.h7463 #define VREFBUF_CSR_ENVR_Pos (0U) macro
7464 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g041xx.h7767 #define VREFBUF_CSR_ENVR_Pos (0U) macro
7768 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g051xx.h7944 #define VREFBUF_CSR_ENVR_Pos (0U) macro
7945 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g061xx.h8248 #define VREFBUF_CSR_ENVR_Pos (0U) macro
8249 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g071xx.h8328 #define VREFBUF_CSR_ENVR_Pos (0U) macro
8329 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g081xx.h8632 #define VREFBUF_CSR_ENVR_Pos (0U) macro
8633 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g0c1xx.h10216 #define VREFBUF_CSR_ENVR_Pos (0U) macro
10217 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g0b1xx.h9912 #define VREFBUF_CSR_ENVR_Pos (0U) macro
9913 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h8506 #define VREFBUF_CSR_ENVR_Pos (0U) macro
8507 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32wle5xx.h8506 #define VREFBUF_CSR_ENVR_Pos (0U) macro
8507 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32wl5mxx.h10133 #define VREFBUF_CSR_ENVR_Pos (0U) macro
10134 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32wl54xx.h10133 #define VREFBUF_CSR_ENVR_Pos (0U) macro
10134 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32wl55xx.h10133 #define VREFBUF_CSR_ENVR_Pos (0U) macro
10134 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u083xx.h10302 #define VREFBUF_CSR_ENVR_Pos (0U) macro
10303 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32u073xx.h10032 #define VREFBUF_CSR_ENVR_Pos (0U) macro
10033 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb35xx.h11988 #define VREFBUF_CSR_ENVR_Pos (0U) macro
11989 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32wb55xx.h12893 #define VREFBUF_CSR_ENVR_Pos (0U) macro
12894 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32wb5mxx.h12893 #define VREFBUF_CSR_ENVR_Pos (0U) macro
12894 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g441xx.h11711 #define VREFBUF_CSR_ENVR_Pos (0U) macro
11712 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g431xx.h11481 #define VREFBUF_CSR_ENVR_Pos (0U) macro
11482 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g4a1xx.h12221 #define VREFBUF_CSR_ENVR_Pos (0U) macro
12222 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g491xx.h11991 #define VREFBUF_CSR_ENVR_Pos (0U) macro
11992 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g473xx.h12782 #define VREFBUF_CSR_ENVR_Pos (0U) macro
12783 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
Dstm32g471xx.h12214 #define VREFBUF_CSR_ENVR_Pos (0U) macro
12215 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l433xx.h14731 #define VREFBUF_CSR_ENVR_Pos (0U) macro
14732 #define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos) /*!< 0x00000001 */

12345