/hal_stm32-latest/stm32cube/stm32g0xx/soc/ |
D | stm32g071xx.h | 8721 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 8722 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g081xx.h | 9025 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 9026 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g0c1xx.h | 10615 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 10616 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g0b1xx.h | 10311 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 10312 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
/hal_stm32-latest/stm32cube/stm32g4xx/soc/ |
D | stm32g441xx.h | 12647 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 12648 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32gbk1cb.h | 12364 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 12365 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g431xx.h | 12417 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 12418 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g4a1xx.h | 13157 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 13158 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g491xx.h | 12927 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 12928 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g473xx.h | 13718 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 13719 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g471xx.h | 13150 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 13151 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g483xx.h | 13948 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 13949 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g474xx.h | 17297 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 17298 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32g484xx.h | 17527 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 17528 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
/hal_stm32-latest/stm32cube/stm32l5xx/soc/ |
D | stm32l552xx.h | 17986 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 17987 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32l562xx.h | 18757 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 18758 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h523xx.h | 16912 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 16913 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800…
|
D | stm32h562xx.h | 18456 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 18457 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800…
|
D | stm32h533xx.h | 17505 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 17506 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800…
|
D | stm32h573xx.h | 21181 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 21182 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800…
|
D | stm32h563xx.h | 20588 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 20589 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800…
|
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/ |
D | stm32h7r3xx.h | 20672 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 20673 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32h7s7xx.h | 21987 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 21988 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
D | stm32h7s3xx.h | 21555 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 21556 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800 */
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u575xx.h | 20768 #define UCPD_ICR_RXOVRCF_Pos (11U) macro 20769 #define UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos) /*!< 0x00000800…
|