Home
last modified time | relevance | path

Searched refs:UCPD_ICR_FRSEVTCF_Pos (Results 1 – 25 of 35) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g071xx.h8733 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
8734 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g081xx.h9037 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
9038 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g0c1xx.h10627 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
10628 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g0b1xx.h10323 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
10324 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g441xx.h12659 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
12660 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32gbk1cb.h12376 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
12377 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g431xx.h12429 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
12430 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g4a1xx.h13169 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
13170 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g491xx.h12939 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
12940 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g473xx.h13730 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
13731 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g471xx.h13162 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
13163 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g483xx.h13960 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
13961 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g474xx.h17309 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
17310 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32g484xx.h17539 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
17540 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h17998 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
17999 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32l562xx.h18769 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
18770 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h16924 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
16925 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000…
Dstm32h562xx.h18468 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
18469 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000…
Dstm32h533xx.h17517 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
17518 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000…
Dstm32h573xx.h21193 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
21194 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000…
Dstm32h563xx.h20600 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
20601 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h20684 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
20685 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32h7s7xx.h21999 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
22000 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
Dstm32h7s3xx.h21567 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
21568 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u575xx.h20780 #define UCPD_ICR_FRSEVTCF_Pos (20U) macro
20781 #define UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos) /*!< 0x00100000…

12