Home
last modified time | relevance | path

Searched refs:UCPD_CR_PHYCCSEL_Pos (Results 1 – 25 of 39) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g071xx.h8557 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
8558 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g081xx.h8861 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
8862 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g0c1xx.h10451 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
10452 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g0b1xx.h10147 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
10148 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g441xx.h12483 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
12484 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32gbk1cb.h12200 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
12201 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g431xx.h12253 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
12254 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g4a1xx.h12993 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
12994 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g491xx.h12763 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
12764 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g473xx.h13554 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
13555 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g471xx.h12986 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
12987 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g483xx.h13784 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
13785 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g474xx.h17133 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
17134 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32g484xx.h17363 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
17364 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h17807 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
17808 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32l562xx.h18578 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
18579 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h16733 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
16734 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040…
Dstm32h562xx.h18277 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
18278 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040…
Dstm32h533xx.h17326 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
17327 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040…
Dstm32h573xx.h21002 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
21003 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040…
Dstm32h563xx.h20409 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
20410 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040…
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h20493 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
20494 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32h7s7xx.h21808 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
21809 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
Dstm32h7s3xx.h21376 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
21377 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u575xx.h20604 #define UCPD_CR_PHYCCSEL_Pos (6U) macro
20605 #define UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos) /*!< 0x00000040…

12