Home
last modified time | relevance | path

Searched refs:TIM1_AF1_ETRSEL (Results 1 – 25 of 114) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_hal_tim_ex.c2310 if ((Remap & TIM1_AF1_ETRSEL) != (uint32_t)RESET) in HAL_TIMEx_RemapConfig()
2313 MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, (Remap & TIM1_AF1_ETRSEL)); in HAL_TIMEx_RemapConfig()
2318 MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, 0U); in HAL_TIMEx_RemapConfig()
2326 MODIFY_REG(tmpor, TIM_GET_OR_MASK(htim->Instance), (Remap & (~TIM1_AF1_ETRSEL))); in HAL_TIMEx_RemapConfig()
Dstm32wbxx_hal_tim.c205 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL
5315 CLEAR_BIT(htim->Instance->AF1, TIM1_AF1_ETRSEL); in HAL_TIM_ConfigOCrefClear()
5325 MODIFY_REG(htim->Instance->AF1, TIM1_AF1_ETRSEL, sClearInputConfig->ClearInputSource); in HAL_TIM_ConfigOCrefClear()
5353 CLEAR_BIT(htim->Instance->AF1, TIM1_AF1_ETRSEL); in HAL_TIM_ConfigOCrefClear()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_hal_tim_ex.c2314 if ((Remap & TIM1_AF1_ETRSEL) != (uint32_t)RESET) in HAL_TIMEx_RemapConfig()
2317 MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, (Remap & TIM1_AF1_ETRSEL)); in HAL_TIMEx_RemapConfig()
2322 MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, 0U); in HAL_TIMEx_RemapConfig()
2330 MODIFY_REG(tmpor, TIM_GET_OR1_MASK(htim->Instance), (Remap & (~TIM1_AF1_ETRSEL))); in HAL_TIMEx_RemapConfig()
Dstm32wlxx_hal_tim.c5302 CLEAR_BIT(htim->Instance->AF1, TIM1_AF1_ETRSEL); in HAL_TIM_ConfigOCrefClear()
5312 MODIFY_REG(htim->Instance->AF1, TIM1_AF1_ETRSEL, sClearInputConfig->ClearInputSource); in HAL_TIM_ConfigOCrefClear()
5340 CLEAR_BIT(htim->Instance->AF1, TIM1_AF1_ETRSEL); in HAL_TIM_ConfigOCrefClear()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_tim.h123 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_tim.h127 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_tim.h130 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_tim.h124 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_tim.h133 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_tim.h142 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_tim.h140 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_tim.h129 #define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h6446 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g050xx.h6507 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g070xx.h6646 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g031xx.h6710 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g041xx.h7014 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g051xx.h7109 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g061xx.h7413 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g071xx.h7493 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g081xx.h7797 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32g0b0xx.h7826 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h9382 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
Dstm32wle5xx.h9382 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[3:0] bits… macro
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h9563 #define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk /*!<ETRSEL[2:0] bits… macro

12345