/hal_stm32-latest/stm32cube/stm32u0xx/soc/ |
D | stm32u031xx.h | 6581 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 6582 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000004 */
|
D | stm32u083xx.h | 7476 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 7477 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000004 */
|
D | stm32u073xx.h | 7209 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 7210 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000004 */
|
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
D | stm32wba52xx.h | 12094 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 12095 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32wba54xx.h | 12802 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 12803 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32wba5mxx.h | 12820 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 12821 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32wba55xx.h | 12820 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 12821 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
/hal_stm32-latest/stm32cube/stm32l5xx/soc/ |
D | stm32l552xx.h | 13873 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 13874 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010 */
|
D | stm32l562xx.h | 14612 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 14613 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010 */
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h523xx.h | 15146 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 15147 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h562xx.h | 16134 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 16135 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h533xx.h | 15695 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 15696 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h573xx.h | 18779 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 18780 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h563xx.h | 18230 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 18231 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u545xx.h | 17082 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 17083 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32u535xx.h | 16530 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 16531 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32u575xx.h | 18045 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 18046 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32u585xx.h | 18655 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 18656 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32u595xx.h | 19155 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 19156 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32u5a5xx.h | 19765 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 19766 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32u5f7xx.h | 20748 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 20749 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/ |
D | stm32h7r3xx.h | 19315 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 19316 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h7s7xx.h | 20630 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 20631 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h7s3xx.h | 20198 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 20199 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|
D | stm32h7r7xx.h | 19745 #define TAMP_MISR_TAMP5MF_Pos (4U) macro 19746 #define TAMP_MISR_TAMP5MF_Msk (0x1UL << TAMP_MISR_TAMP5MF_Pos) /*!< 0x00000010…
|