Home
last modified time | relevance | path

Searched refs:SIOOMode (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_hal_qspi.c797 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
885 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1570 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1669 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1772 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2613 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | in QSPI_Config()
2629 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | in QSPI_Config()
2642 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | in QSPI_Config()
2657 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | in QSPI_Config()
2675 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | in QSPI_Config()
[all …]
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_qspi.c813 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
902 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1524 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1624 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1728 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2532 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2548 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2564 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2579 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2600 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
[all …]
Dstm32h7xx_hal_ospi.c858 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command()
986 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command_IT()
2954 *ccr_reg = (cmd->DQSMode | cmd->SIOOMode); in OSPI_ConfigCmd()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_qspi.c810 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
898 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1671 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1770 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1874 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2781 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2797 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2813 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2828 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2849 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
[all …]
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_hal_qspi.c814 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
902 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1596 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1695 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1799 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2706 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2722 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2735 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2750 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2768 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
[all …]
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_qspi.c832 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
921 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1543 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1643 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1747 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2593 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2609 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2622 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2637 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2655 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
[all …]
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_qspi.c821 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
910 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1604 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1704 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1808 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2688 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2704 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2720 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2735 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2756 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
[all …]
Dstm32l4xx_hal_ospi.c832 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command()
954 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command_IT()
2959 *ccr_reg = (cmd->DQSMode | cmd->SIOOMode); in OSPI_ConfigCmd()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_qspi.c805 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command()
894 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_Command_IT()
1580 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling()
1680 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_AutoPolling_IT()
1784 assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_QSPI_MemoryMapped()
2662 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2678 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2694 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2709 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
2730 WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
[all …]
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_hal_ospi.c815 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command()
943 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command_IT()
2669 *ccr_reg = (cmd->DQSMode | cmd->SIOOMode); in OSPI_ConfigCmd()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_xspi.c841 assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode)); in HAL_XSPI_Command()
975 assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode)); in HAL_XSPI_Command_IT()
3048 *ccr_reg = (pCmd->DQSMode | pCmd->SIOOMode); in XSPI_ConfigCmd()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_ospi.c829 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command()
957 assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode)); in HAL_OSPI_Command_IT()
3082 *ccr_reg = (cmd->DQSMode | cmd->SIOOMode); in OSPI_ConfigCmd()
Dstm32u5xx_hal_xspi.c931 assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode)); in HAL_XSPI_Command()
1095 assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode)); in HAL_XSPI_Command_IT()
3659 *ccr_reg = (pCmd->DQSMode | pCmd->SIOOMode); in XSPI_ConfigCmd()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_hal_qspi.h154 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_hal_qspi.h162 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
Dstm32h7xx_hal_ospi.h177 uint32_t SIOOMode; /*!< It enables or not the SIOO mode. member
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_qspi.h161 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_hal_qspi.h162 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_qspi.h161 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_qspi.h164 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
Dstm32l4xx_hal_ospi.h179 uint32_t SIOOMode; /*!< It enables or not the SIOO mode. member
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_hal_qspi.h161 uint32_t SIOOMode; /* Specifies the send instruction only once mode member
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_ospi.h173 uint32_t SIOOMode; /*!< It enables or not the SIOO mode. member
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_ospi.h179 uint32_t SIOOMode; /*!< It enables or not the SIOO mode. member
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_xspi.h176 uint32_t SIOOMode; /*!< It enables or not the SIOO mode. When SIOO mode enabled, member

12