| /hal_stm32-latest/stm32cube/stm32wlxx/soc/ |
| D | stm32wlxx.h | 147 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
149 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
151 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
153 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
155 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
157 #define READ_REG(REG) ((REG)) argument
159 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
164 #define ATOMIC_SET_BIT(REG, BIT) \ argument
169 SET_BIT((REG), (BIT)); \
174 #define ATOMIC_CLEAR_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32wbxx/soc/ |
| D | stm32wbxx.h | 140 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
142 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
144 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
146 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
148 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
150 #define READ_REG(REG) ((REG)) argument
152 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
156 #define ATOMIC_SET_BIT(REG, BIT) \ argument
160 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
161 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32wbaxx/soc/ |
| D | stm32wbaxx.h | 148 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
150 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
152 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
154 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
156 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
158 #define READ_REG(REG) ((REG)) argument
160 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
164 #define ATOMIC_SET_BIT(REG, BIT) \ argument
168 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
169 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32l5xx/soc/ |
| D | stm32l5xx.h | 138 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
140 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
142 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
144 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
146 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
148 #define READ_REG(REG) ((REG)) argument
150 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
154 #define ATOMIC_SET_BIT(REG, BIT) \ argument
158 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
159 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32f2xx/soc/ |
| D | stm32f2xx.h | 148 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
150 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
152 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
154 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
156 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
158 #define READ_REG(REG) ((REG)) argument
160 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
166 #define ATOMIC_SET_BIT(REG, BIT) \ argument
170 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
171 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32n6xx/soc/ |
| D | stm32n6xx.h | 130 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
132 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
134 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
136 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
138 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
140 #define READ_REG(REG) ((REG)) argument
142 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
146 #define ATOMIC_SET_BIT(REG, BIT) \ argument
150 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
151 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32h7rsxx/soc/ |
| D | stm32h7rsxx.h | 144 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
146 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
148 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
150 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
152 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
154 #define READ_REG(REG) ((REG)) argument
156 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
162 #define ATOMIC_SET_BIT(REG, BIT) \ argument
166 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
167 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
| D | stm32h5xx.h | 153 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
155 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
157 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
159 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
161 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
163 #define READ_REG(REG) ((REG)) argument
165 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
169 #define ATOMIC_SET_BIT(REG, BIT) \ argument
173 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
174 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
| D | stm32u5xx.h | 173 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
175 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
177 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
179 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
181 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
183 #define READ_REG(REG) ((REG)) argument
185 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
189 #define ATOMIC_SET_BIT(REG, BIT) \ argument
193 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
194 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32f7xx/soc/ |
| D | stm32f7xx.h | 181 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
183 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
185 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
187 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
189 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
191 #define READ_REG(REG) ((REG)) argument
193 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
199 #define ATOMIC_SET_BIT(REG, BIT) \ argument
203 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
204 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32f1xx/soc/ |
| D | stm32f1xx.h | 177 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
179 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
181 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
183 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
185 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
187 #define READ_REG(REG) ((REG)) argument
189 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
195 #define ATOMIC_SET_BIT(REG, BIT) \ argument
199 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
200 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32g4xx/soc/ |
| D | stm32g4xx.h | 174 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
176 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
178 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
180 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
182 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
184 #define READ_REG(REG) ((REG)) argument
186 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
192 #define ATOMIC_SET_BIT(REG, BIT) \ argument
196 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
197 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32f3xx/soc/ |
| D | stm32f3xx.h | 190 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
192 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
194 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
196 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
198 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
200 #define READ_REG(REG) ((REG)) argument
202 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
208 #define ATOMIC_SET_BIT(REG, BIT) \ argument
212 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
213 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32h7xx/soc/ |
| D | stm32h7xx.h | 207 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
209 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
211 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
213 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
215 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
217 #define READ_REG(REG) ((REG)) argument
219 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
225 #define ATOMIC_SET_BIT(REG, BIT) \ argument
229 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
230 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32f4xx/soc/ |
| D | stm32f4xx.h | 211 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
213 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
215 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
217 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
219 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
221 #define READ_REG(REG) ((REG)) argument
223 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
229 #define ATOMIC_SET_BIT(REG, BIT) \ argument
233 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
234 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32l1xx/soc/ |
| D | stm32l1xx.h | 203 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
205 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
207 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
209 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
211 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
213 #define READ_REG(REG) ((REG)) argument
215 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
219 #define ATOMIC_SET_BIT(REG, BIT) \ argument
223 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
224 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
| D | stm32l4xx.h | 212 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
214 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
216 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
218 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
220 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
222 #define READ_REG(REG) ((REG)) argument
224 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
228 #define ATOMIC_SET_BIT(REG, BIT) \ argument
232 val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
233 } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
[all …]
|
| /hal_stm32-latest/stm32cube/stm32wb0x/soc/ |
| D | stm32wb0x.h | 161 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
163 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
165 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
167 #define TOGGLE_BIT(REG, BIT) ((REG) ^= (BIT)) argument
169 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
171 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
173 #define READ_REG(REG) ((REG)) argument
175 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
177 #define MODIFY_REG_FIELD(REG, FIELD_NAME, VAL) MODIFY_REG(REG, FIELD_NAME##_Msk, ((VAL)<<(FIELD_NA… argument
182 #define ATOMIC_SET_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32u0xx/soc/ |
| D | stm32u0xx.h | 142 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
144 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
146 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
148 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
150 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
152 #define READ_REG(REG) ((REG)) argument
154 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
160 #define ATOMIC_SET_BIT(REG, BIT) \ argument
165 SET_BIT((REG), (BIT)); \
170 #define ATOMIC_CLEAR_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32c0xx/soc/ |
| D | stm32c0xx.h | 140 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
142 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
144 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
146 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
148 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
150 #define READ_REG(REG) ((REG)) argument
152 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
156 #define ATOMIC_SET_BIT(REG, BIT) \ argument
161 SET_BIT((REG), (BIT)); \
166 #define ATOMIC_CLEAR_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32g0xx/soc/ |
| D | stm32g0xx.h | 170 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
172 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
174 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
176 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
178 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
180 #define READ_REG(REG) ((REG)) argument
182 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
186 #define ATOMIC_SET_BIT(REG, BIT) \ argument
191 SET_BIT((REG), (BIT)); \
196 #define ATOMIC_CLEAR_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32l0xx/soc/ |
| D | stm32l0xx.h | 196 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
198 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
200 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
202 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
204 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
206 #define READ_REG(REG) ((REG)) argument
208 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
212 #define ATOMIC_SET_BIT(REG, BIT) \ argument
217 SET_BIT((REG), (BIT)); \
222 #define ATOMIC_CLEAR_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32f0xx/soc/ |
| D | stm32f0xx.h | 194 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
196 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
198 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
200 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
202 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
204 #define READ_REG(REG) ((REG)) argument
206 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
210 #define ATOMIC_SET_BIT(REG, BIT) \ argument
215 SET_BIT((REG), (BIT)); \
220 #define ATOMIC_CLEAR_BIT(REG, BIT) \ argument
[all …]
|
| /hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/ |
| D | stm32n6xx_hal_rif.c | 566 RISAFx->REG[Region].CFGR &= (~(RISAF_FILTER_ENABLE)); in HAL_RIF_RISAF_ConfigBaseRegion()
583 RISAFx->REG[Region].STARTR = pConfig->StartAddress; in HAL_RIF_RISAF_ConfigBaseRegion()
584 RISAFx->REG[Region].ENDR = pConfig->EndAddress; in HAL_RIF_RISAF_ConfigBaseRegion()
587 …RISAFx->REG[Region].CIDCFGR = (pConfig->ReadWhitelist | (pConfig->WriteWhitelist << RISAF_REGx_CID… in HAL_RIF_RISAF_ConfigBaseRegion()
588 RISAFx->REG[Region].CFGR = (pConfig->Filtering | (pConfig->Secure << RISAF_REGx_CFGR_SEC_Pos) in HAL_RIF_RISAF_ConfigBaseRegion()
629 cfgr_reg = RISAFx->REG[Region].CFGR; in HAL_RIF_RISAF_GetConfigBaseRegion()
630 cidcfgr_reg = RISAFx->REG[Region].CIDCFGR; in HAL_RIF_RISAF_GetConfigBaseRegion()
637 pConfig->StartAddress = RISAFx->REG[Region].STARTR; in HAL_RIF_RISAF_GetConfigBaseRegion()
638 pConfig->EndAddress = RISAFx->REG[Region].ENDR; in HAL_RIF_RISAF_GetConfigBaseRegion()
691 nestr_reg = RISAFx->REG[Region].ANESTR; in HAL_RIF_RISAF_ConfigSubRegionDelegation()
[all …]
|
| /hal_stm32-latest/stm32cube/stm32mp1xx/soc/ |
| D | stm32mp1xx.h | 185 #define SET_BIT(REG, BIT) ((REG) |= (BIT)) argument
187 #define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) argument
189 #define READ_BIT(REG, BIT) ((REG) & (BIT)) argument
191 #define CLEAR_REG(REG) ((REG) = (0x0)) argument
193 #define WRITE_REG(REG, VAL) ((REG) = (VAL)) argument
195 #define READ_REG(REG) ((REG)) argument
197 #define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) |… argument
|
