Home
last modified time | relevance | path

Searched refs:RCC_PLL2CFGR_PLL2PEN (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h4732 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN); in LL_RCC_PLL2P_Enable()
4744 CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN); in LL_RCC_PLL2P_Disable()
4798 return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN) == RCC_PLL2CFGR_PLL2PEN) ? 1UL : 0UL); in LL_RCC_PLL2P_IsEnabled()
Dstm32h5xx_hal_rcc_ex.h553 #define RCC_PLL2_DIVP RCC_PLL2CFGR_PLL2PEN
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_rcc.h4584 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN); in LL_RCC_PLL2_EnableDomain_SAI()
4596 CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN); in LL_RCC_PLL2_DisableDomain_SAI()
4606 return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN) == (RCC_PLL2CFGR_PLL2PEN)) ? 1UL : 0UL); in LL_RCC_PLL2_IsEnabledDomain_SAI()
Dstm32u5xx_hal_rcc_ex.h531 #define RCC_PLL2_DIVP RCC_PLL2CFGR_PLL2PEN
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_rcc_ex.c3197 …CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_… in HAL_RCCEx_DisablePLL2()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_rcc_ex.c5397 …CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_… in HAL_RCCEx_DisablePLL2()
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h8548 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk macro
Dstm32h523xx.h12688 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk macro
Dstm32h562xx.h13368 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk macro
Dstm32h533xx.h13207 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk macro
Dstm32h573xx.h15971 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk macro
Dstm32h563xx.h15452 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h14533 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u535xx.h14020 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u575xx.h15428 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u585xx.h15990 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u595xx.h16456 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u5a5xx.h17018 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u5f7xx.h17989 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u599xx.h20182 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u5g7xx.h18551 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u5f9xx.h21118 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u5a9xx.h20744 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro
Dstm32u5g9xx.h21680 #define RCC_PLL2CFGR_PLL2PEN RCC_PLL2CFGR_PLL2PEN_Msk /*!< PLL2 DIVP … macro