Home
last modified time | relevance | path

Searched refs:RCC_ICSCR1_MSICAL1_Pos (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h14263 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
14264 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
14266 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
14267 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
14268 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
14269 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
14270 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u535xx.h13750 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
13751 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
13753 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
13754 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
13755 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
13756 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
13757 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u575xx.h15158 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
15159 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
15161 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
15162 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
15163 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
15164 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
15165 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u585xx.h15720 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
15721 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
15723 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
15724 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
15725 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
15726 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
15727 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u595xx.h16186 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
16187 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
16189 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
16190 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
16191 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
16192 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
16193 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u5a5xx.h16748 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
16749 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
16751 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
16752 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
16753 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
16754 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
16755 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u5f7xx.h17712 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
17713 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
17715 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
17716 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
17717 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
17718 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
17719 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u599xx.h19905 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
19906 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
19908 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
19909 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
19910 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
19911 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
19912 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u5g7xx.h18274 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
18275 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
18277 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
18278 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
18279 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
18280 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
18281 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u5f9xx.h20841 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
20842 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
20844 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
20845 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
20846 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
20847 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
20848 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u5a9xx.h20467 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
20468 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
20470 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
20471 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
20472 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
20473 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
20474 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…
Dstm32u5g9xx.h21403 #define RCC_ICSCR1_MSICAL1_Pos (10U) macro
21404 #define RCC_ICSCR1_MSICAL1_Msk (0x1FUL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00007C00…
21406 #define RCC_ICSCR1_MSICAL1_0 (0x01UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000200…
21407 #define RCC_ICSCR1_MSICAL1_1 (0x02UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000400…
21408 #define RCC_ICSCR1_MSICAL1_2 (0x04UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000800…
21409 #define RCC_ICSCR1_MSICAL1_3 (0x08UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00000C00…
21410 #define RCC_ICSCR1_MSICAL1_4 (0x10UL << RCC_ICSCR1_MSICAL1_Pos) /*!< 0x00001000…