Home
last modified time | relevance | path

Searched refs:RCC_CFGR_SDPRE_Pos (Results 1 – 3 of 3) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f378xx.h7663 #define RCC_CFGR_SDPRE_Pos (27U) macro
7664 #define RCC_CFGR_SDPRE_Msk (0x1FUL << RCC_CFGR_SDPRE_Pos) /*!< 0xF8000000 */
7666 #define RCC_CFGR_SDPRE_0 (0x01UL << RCC_CFGR_SDPRE_Pos) /*!< 0x08000000 */
7667 #define RCC_CFGR_SDPRE_1 (0x02UL << RCC_CFGR_SDPRE_Pos) /*!< 0x10000000 */
7668 #define RCC_CFGR_SDPRE_2 (0x04UL << RCC_CFGR_SDPRE_Pos) /*!< 0x20000000 */
7669 #define RCC_CFGR_SDPRE_3 (0x08UL << RCC_CFGR_SDPRE_Pos) /*!< 0x40000000 */
7670 #define RCC_CFGR_SDPRE_4 (0x10UL << RCC_CFGR_SDPRE_Pos) /*!< 0x80000000 */
7691 #define RCC_CFGR_SDADCPRE_Pos RCC_CFGR_SDPRE_Pos
Dstm32f373xc.h7753 #define RCC_CFGR_SDPRE_Pos (27U) macro
7754 #define RCC_CFGR_SDPRE_Msk (0x1FUL << RCC_CFGR_SDPRE_Pos) /*!< 0xF8000000 */
7756 #define RCC_CFGR_SDPRE_0 (0x01UL << RCC_CFGR_SDPRE_Pos) /*!< 0x08000000 */
7757 #define RCC_CFGR_SDPRE_1 (0x02UL << RCC_CFGR_SDPRE_Pos) /*!< 0x10000000 */
7758 #define RCC_CFGR_SDPRE_2 (0x04UL << RCC_CFGR_SDPRE_Pos) /*!< 0x20000000 */
7759 #define RCC_CFGR_SDPRE_3 (0x08UL << RCC_CFGR_SDPRE_Pos) /*!< 0x40000000 */
7760 #define RCC_CFGR_SDPRE_4 (0x10UL << RCC_CFGR_SDPRE_Pos) /*!< 0x80000000 */
7781 #define RCC_CFGR_SDADCPRE_Pos RCC_CFGR_SDPRE_Pos
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_hal_rcc_ex.c1483 frequency = SystemCoreClock / sdadc_prescaler_table[(srcclk >> RCC_CFGR_SDPRE_Pos) & 0xF]; in HAL_RCCEx_GetPeriphCLKFreq()