Home
last modified time | relevance | path

Searched refs:RCC_CCIPR_I2C2SEL_Msk (Results 1 – 25 of 44) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h6491 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
6492 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32wle5xx.h6491 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
6492 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32wl5mxx.h7368 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
7369 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32wl54xx.h7368 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
7369 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32wl55xx.h7368 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
7369 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g0b0xx.h5748 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
5749 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g0c1xx.h7118 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
7119 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g0b1xx.h6864 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
6865 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h7859 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
7860 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g411xc.h8042 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8043 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g441xx.h8281 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8282 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32gbk1cb.h8023 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8024 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g431xx.h8051 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8052 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g4a1xx.h8683 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8684 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g491xx.h8453 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8454 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g473xx.h9170 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
9171 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g471xx.h8620 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
8621 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32g483xx.h9400 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
9401 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h6370 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
6371 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32l412xx.h6145 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
6146 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32l433xx.h10175 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
10176 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32l451xx.h10342 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
10343 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32l431xx.h10065 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
10066 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32l443xx.h10400 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
10401 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk
Dstm32l471xx.h11349 #define RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos) /*!< 0x0000C000 */ macro
11350 #define RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk

12