Home
last modified time | relevance | path

Searched refs:RCC_CCIPR1_SPI1SEL_1 (Results 1 – 20 of 20) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc_ex.h726 #define RCC_SPI1CLKSOURCE_HSI RCC_CCIPR1_SPI1SEL_1
727 #define RCC_SPI1CLKSOURCE_MSIK (RCC_CCIPR1_SPI1SEL_0 | RCC_CCIPR1_SPI1SEL_1)
Dstm32u5xx_ll_rcc.h575 … (RCC_CCIPR1_SPI1SEL_1 >> RCC_CCIPR1_SPI1SEL_Pos)) /*!< HSI clock used as SPI1 clock source */
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc_ex.h253 #define RCC_SPI1CLKSOURCE_HSI RCC_CCIPR1_SPI1SEL_1
Dstm32wbaxx_ll_rcc.h449 … ((RCC_OFFSET_CCIPR1 << 24U) | (RCC_CCIPR1_SPI1SEL_Pos << 16U) | (RCC_CCIPR1_SPI1SEL_1 >> RCC_CCIP…
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba52xx.h10299 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x00200000… macro
Dstm32wba54xx.h10607 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x00200000… macro
Dstm32wba5mxx.h10625 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x00200000… macro
Dstm32wba55xx.h10625 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x00200000… macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h15662 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u535xx.h15113 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u575xx.h16622 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u585xx.h17229 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u595xx.h17707 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u5a5xx.h18314 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u5f7xx.h19297 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u599xx.h21475 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u5g7xx.h19904 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u5f9xx.h22435 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u5a9xx.h22082 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro
Dstm32u5g9xx.h23042 #define RCC_CCIPR1_SPI1SEL_1 (0x2UL << RCC_CCIPR1_SPI1SEL_Pos) /*!< 0x0020000… macro