Home
last modified time | relevance | path

Searched refs:RCC_CCIPR1_SPI1SEL (Results 1 – 21 of 21) sorted by relevance

/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc_ex.h542 MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SPI1SEL, (__SPI1_CLKSOURCE__))
550 #define __HAL_RCC_GET_SPI1_SOURCE() READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SPI1SEL)
Dstm32wbaxx_ll_rcc.h546 … ((RCC_OFFSET_CCIPR1 << 24U) | (RCC_CCIPR1_SPI1SEL_Pos << 16U) | (RCC_CCIPR1_SPI1SEL >> RCC_CCIPR…
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc_ex.h1553 MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SPI1SEL, (uint32_t)(__SPI1CLKSource__))
1562 #define __HAL_RCC_GET_SPI1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SPI1SEL)))
Dstm32u5xx_ll_rcc.h577 … (RCC_CCIPR1_SPI1SEL >> RCC_CCIPR1_SPI1SEL_Pos)) /*!< MSIK clock used as SPI1 clock source */
824 … (RCC_CCIPR1_SPI1SEL >> RCC_CCIPR1_SPI1SEL_Pos)) /*!< SPI1 Clock source selection */
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_hal_rcc_ex.c468 PeriphClkInit->Spi1ClockSelection = (tmpreg & RCC_CCIPR1_SPI1SEL); in HAL_RCCEx_GetPeriphCLKConfig()
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba52xx.h10297 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk macro
Dstm32wba54xx.h10605 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk macro
Dstm32wba5mxx.h10623 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk macro
Dstm32wba55xx.h10623 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h15660 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u535xx.h15111 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u575xx.h16620 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u585xx.h17227 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u595xx.h17705 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u5a5xx.h18312 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u5f7xx.h19295 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u599xx.h21473 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u5g7xx.h19902 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u5f9xx.h22433 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u5a9xx.h22080 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro
Dstm32u5g9xx.h23040 #define RCC_CCIPR1_SPI1SEL RCC_CCIPR1_SPI1SEL_Msk /*!< SPI1SEL[1… macro