Home
last modified time | relevance | path

Searched refs:RCC_APB1ENR1_TIM6EN (Results 1 – 25 of 71) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_hal_rcc.h853 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
855 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
1037 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN)
1410 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U)
1470 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) == 0U)
Dstm32g4xx_ll_bus.h142 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_rcc.h971 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
973 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
1180 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN)
1503 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U)
1560 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) == 0U)
Dstm32l5xx_ll_bus.h130 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_rcc.h1105 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
1107 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
1358 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN)
1902 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U)
2001 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) == 0U)
Dstm32l4xx_ll_bus.h180 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc.h1490 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
1492 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN); \
1651 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN)
2353 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U)
2407 #define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) == 0U)
Dstm32u5xx_ll_bus.h219 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_bus.h166 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN
Dstm32h7rsxx_hal_rcc.h1375 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN);\
1581 #define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN)
2085 #define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U)
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_bus.h256 #define LL_APB1_GRP1_PERIPH_TIM6 RCC_APB1ENR1_TIM6EN
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h7606 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g411xc.h7780 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g441xx.h7984 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32gbk1cb.h7740 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g431xx.h7757 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g4a1xx.h8363 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g491xx.h8136 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g473xx.h8829 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32g471xx.h8291 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h6137 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32l412xx.h5915 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32l433xx.h9894 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32l451xx.h10058 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro
Dstm32l442xx.h9658 #define RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk macro

123