Home
last modified time | relevance | path

Searched refs:RCC_APB1ENR1_TIM3EN (Results 1 – 25 of 70) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc.h848 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
850 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
902 #define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN)
1142 #define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U)
Dstm32wbaxx_ll_bus.h135 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_hal_rcc.h827 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
829 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
1029 #define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN)
1402 #define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U)
1462 #define __HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) == 0U)
Dstm32g4xx_ll_bus.h137 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_rcc.h947 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
949 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
1174 #define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN)
1497 #define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U)
1554 #define __HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) == 0U)
Dstm32l5xx_ll_bus.h127 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_rcc.h1076 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
1078 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
1347 #define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN)
1891 #define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U)
1990 #define __HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) == 0U)
Dstm32l4xx_ll_bus.h172 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc.h1466 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
1468 … tmpreg = READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN); \
1645 #define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN)
2347 #define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U)
2401 #define __HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) == 0U)
Dstm32u5xx_ll_bus.h216 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_bus.h163 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
Dstm32h7rsxx_hal_rcc.h1351 SET_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN);\
1575 #define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN)
2079 #define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APB1ENR1, RCC_APB1ENR1_TIM3EN) != 0U)
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_bus.h253 #define LL_APB1_GRP1_PERIPH_TIM3 RCC_APB1ENR1_TIM3EN
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h7600 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g411xc.h7774 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g441xx.h7978 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32gbk1cb.h7734 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g431xx.h7751 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g4a1xx.h8357 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g491xx.h8130 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g473xx.h8820 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g471xx.h8285 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
Dstm32g483xx.h9047 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba52xx.h10091 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l451xx.h10055 #define RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk macro

123