Home
last modified time | relevance | path

Searched refs:QUADSPI_SR_TOF_Pos (Results 1 – 25 of 83) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h7615 #define QUADSPI_SR_TOF_Pos (4U) macro
7616 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32l412xx.h7390 #define QUADSPI_SR_TOF_Pos (4U) macro
7391 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32l433xx.h12080 #define QUADSPI_SR_TOF_Pos (4U) macro
12081 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32l451xx.h12135 #define QUADSPI_SR_TOF_Pos (4U) macro
12136 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32l442xx.h11310 #define QUADSPI_SR_TOF_Pos (4U) macro
11311 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32l431xx.h11851 #define QUADSPI_SR_TOF_Pos (4U) macro
11852 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32l432xx.h11085 #define QUADSPI_SR_TOF_Pos (4U) macro
11086 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb35xx.h6972 #define QUADSPI_SR_TOF_Pos (4U) macro
6973 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32wb55xx.h7163 #define QUADSPI_SR_TOF_Pos (4U) macro
7164 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32wb5mxx.h7163 #define QUADSPI_SR_TOF_Pos (4U) macro
7164 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g4a1xx.h7687 #define QUADSPI_SR_TOF_Pos (4U) macro
7688 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32g491xx.h7466 #define QUADSPI_SR_TOF_Pos (4U) macro
7467 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32g473xx.h8129 #define QUADSPI_SR_TOF_Pos (4U) macro
8130 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32g471xx.h7615 #define QUADSPI_SR_TOF_Pos (4U) macro
7616 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32g483xx.h8350 #define QUADSPI_SR_TOF_Pos (4U) macro
8351 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h8974 #define QUADSPI_SR_TOF_Pos (4U) macro
8975 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f722xx.h8958 #define QUADSPI_SR_TOF_Pos (4U) macro
8959 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f730xx.h9188 #define QUADSPI_SR_TOF_Pos (4U) macro
9189 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f733xx.h9188 #define QUADSPI_SR_TOF_Pos (4U) macro
9189 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f732xx.h9172 #define QUADSPI_SR_TOF_Pos (4U) macro
9173 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f423xx.h9354 #define QUADSPI_SR_TOF_Pos (4U) macro
9355 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f412zx.h9084 #define QUADSPI_SR_TOF_Pos (4U) macro
9085 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f412rx.h9078 #define QUADSPI_SR_TOF_Pos (4U) macro
9079 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f412vx.h9080 #define QUADSPI_SR_TOF_Pos (4U) macro
9081 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */
Dstm32f413xx.h9318 #define QUADSPI_SR_TOF_Pos (4U) macro
9319 #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */

1234