/hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
D | stm32l422xx.h | 7707 #define QUADSPI_DR_DATA_Pos (0U) macro 7708 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32l412xx.h | 7482 #define QUADSPI_DR_DATA_Pos (0U) macro 7483 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32l433xx.h | 12172 #define QUADSPI_DR_DATA_Pos (0U) macro 12173 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32l451xx.h | 12227 #define QUADSPI_DR_DATA_Pos (0U) macro 12228 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32l442xx.h | 11402 #define QUADSPI_DR_DATA_Pos (0U) macro 11403 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32l431xx.h | 11943 #define QUADSPI_DR_DATA_Pos (0U) macro 11944 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32l432xx.h | 11177 #define QUADSPI_DR_DATA_Pos (0U) macro 11178 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
/hal_stm32-latest/stm32cube/stm32wbxx/soc/ |
D | stm32wb35xx.h | 7061 #define QUADSPI_DR_DATA_Pos (0U) macro 7062 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32wb55xx.h | 7252 #define QUADSPI_DR_DATA_Pos (0U) macro 7253 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32wb5mxx.h | 7252 #define QUADSPI_DR_DATA_Pos (0U) macro 7253 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
/hal_stm32-latest/stm32cube/stm32g4xx/soc/ |
D | stm32g4a1xx.h | 7779 #define QUADSPI_DR_DATA_Pos (0U) macro 7780 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32g491xx.h | 7558 #define QUADSPI_DR_DATA_Pos (0U) macro 7559 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32g473xx.h | 8221 #define QUADSPI_DR_DATA_Pos (0U) macro 8222 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32g471xx.h | 7707 #define QUADSPI_DR_DATA_Pos (0U) macro 7708 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32g483xx.h | 8442 #define QUADSPI_DR_DATA_Pos (0U) macro 8443 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
/hal_stm32-latest/stm32cube/stm32f7xx/soc/ |
D | stm32f723xx.h | 9084 #define QUADSPI_DR_DATA_Pos (0U) macro 9085 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f722xx.h | 9068 #define QUADSPI_DR_DATA_Pos (0U) macro 9069 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f730xx.h | 9298 #define QUADSPI_DR_DATA_Pos (0U) macro 9299 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f733xx.h | 9298 #define QUADSPI_DR_DATA_Pos (0U) macro 9299 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f732xx.h | 9282 #define QUADSPI_DR_DATA_Pos (0U) macro 9283 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
/hal_stm32-latest/stm32cube/stm32f4xx/soc/ |
D | stm32f423xx.h | 9464 #define QUADSPI_DR_DATA_Pos (0U) macro 9465 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f412zx.h | 9194 #define QUADSPI_DR_DATA_Pos (0U) macro 9195 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f412rx.h | 9188 #define QUADSPI_DR_DATA_Pos (0U) macro 9189 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f412vx.h | 9190 #define QUADSPI_DR_DATA_Pos (0U) macro 9191 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|
D | stm32f413xx.h | 9428 #define QUADSPI_DR_DATA_Pos (0U) macro 9429 #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */
|