Home
last modified time | relevance | path

Searched refs:QUADSPI_CR_FSEL_Pos (Results 1 – 25 of 75) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h7557 #define QUADSPI_CR_FSEL_Pos (7U) macro
7558 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l412xx.h7332 #define QUADSPI_CR_FSEL_Pos (7U) macro
7333 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l433xx.h12022 #define QUADSPI_CR_FSEL_Pos (7U) macro
12023 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l451xx.h12077 #define QUADSPI_CR_FSEL_Pos (7U) macro
12078 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l442xx.h11252 #define QUADSPI_CR_FSEL_Pos (7U) macro
11253 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l431xx.h11793 #define QUADSPI_CR_FSEL_Pos (7U) macro
11794 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l432xx.h11027 #define QUADSPI_CR_FSEL_Pos (7U) macro
11028 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l443xx.h12247 #define QUADSPI_CR_FSEL_Pos (7U) macro
12248 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32l452xx.h12155 #define QUADSPI_CR_FSEL_Pos (7U) macro
12156 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g4a1xx.h7629 #define QUADSPI_CR_FSEL_Pos (7U) macro
7630 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32g491xx.h7408 #define QUADSPI_CR_FSEL_Pos (7U) macro
7409 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32g473xx.h8071 #define QUADSPI_CR_FSEL_Pos (7U) macro
8072 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32g471xx.h7557 #define QUADSPI_CR_FSEL_Pos (7U) macro
7558 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32g483xx.h8292 #define QUADSPI_CR_FSEL_Pos (7U) macro
8293 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h8898 #define QUADSPI_CR_FSEL_Pos (7U) macro
8899 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f722xx.h8882 #define QUADSPI_CR_FSEL_Pos (7U) macro
8883 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f730xx.h9112 #define QUADSPI_CR_FSEL_Pos (7U) macro
9113 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f733xx.h9112 #define QUADSPI_CR_FSEL_Pos (7U) macro
9113 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f732xx.h9096 #define QUADSPI_CR_FSEL_Pos (7U) macro
9097 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f423xx.h9278 #define QUADSPI_CR_FSEL_Pos (7U) macro
9279 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f412zx.h9008 #define QUADSPI_CR_FSEL_Pos (7U) macro
9009 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f412rx.h9002 #define QUADSPI_CR_FSEL_Pos (7U) macro
9003 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f412vx.h9004 #define QUADSPI_CR_FSEL_Pos (7U) macro
9005 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f413xx.h9242 #define QUADSPI_CR_FSEL_Pos (7U) macro
9243 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */
Dstm32f446xx.h9813 #define QUADSPI_CR_FSEL_Pos (7U) macro
9814 #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */

123