Home
last modified time | relevance | path

Searched refs:PWR_PUCRB_PB5_Pos (Results 1 – 25 of 55) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h5633 #define PWR_PUCRB_PB5_Pos (5U) macro
5634 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wle5xx.h5633 #define PWR_PUCRB_PB5_Pos (5U) macro
5634 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wl5mxx.h6421 #define PWR_PUCRB_PB5_Pos (5U) macro
6422 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wl54xx.h6421 #define PWR_PUCRB_PB5_Pos (5U) macro
6422 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wl55xx.h6421 #define PWR_PUCRB_PB5_Pos (5U) macro
6422 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h6135 #define PWR_PUCRB_PB5_Pos (5U) macro
6136 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wb1mxx.h5817 #define PWR_PUCRB_PB5_Pos (5U) macro
5818 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wb30xx.h6134 #define PWR_PUCRB_PB5_Pos (5U) macro
6135 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wb35xx.h6574 #define PWR_PUCRB_PB5_Pos (5U) macro
6575 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wb55xx.h6662 #define PWR_PUCRB_PB5_Pos (5U) macro
6663 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wb5mxx.h6662 #define PWR_PUCRB_PB5_Pos (5U) macro
6663 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h5686 #define PWR_PUCRB_PB5_Pos (5U) macro
5687 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32wb15xx.h5817 #define PWR_PUCRB_PB5_Pos (5U) macro
5818 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h6609 #define PWR_PUCRB_PB5_Pos (5U) macro
6610 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g411xc.h6774 #define PWR_PUCRB_PB5_Pos (5U) macro
6775 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g441xx.h6963 #define PWR_PUCRB_PB5_Pos (5U) macro
6964 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32gbk1cb.h6728 #define PWR_PUCRB_PB5_Pos (5U) macro
6729 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g431xx.h6742 #define PWR_PUCRB_PB5_Pos (5U) macro
6743 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g4a1xx.h7127 #define PWR_PUCRB_PB5_Pos (5U) macro
7128 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g491xx.h6906 #define PWR_PUCRB_PB5_Pos (5U) macro
6907 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g473xx.h7491 #define PWR_PUCRB_PB5_Pos (5U) macro
7492 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32g471xx.h6977 #define PWR_PUCRB_PB5_Pos (5U) macro
6978 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h5307 #define PWR_PUCRB_PB5_Pos (5U) macro
5308 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32l412xx.h5091 #define PWR_PUCRB_PB5_Pos (5U) macro
5092 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */
Dstm32l433xx.h8863 #define PWR_PUCRB_PB5_Pos (5U) macro
8864 #define PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos) /*!< 0x00000020 */

123