Home
last modified time | relevance | path

Searched refs:PWR_CSR_EWUP3_Pos (Results 1 – 25 of 62) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3277 #define PWR_CSR_EWUP3_Pos (10U) macro
3278 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l011xx.h3083 #define PWR_CSR_EWUP3_Pos (10U) macro
3084 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l021xx.h3211 #define PWR_CSR_EWUP3_Pos (10U) macro
3212 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l031xx.h3149 #define PWR_CSR_EWUP3_Pos (10U) macro
3150 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l010x4.h2974 #define PWR_CSR_EWUP3_Pos (10U) macro
2975 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l010x6.h2983 #define PWR_CSR_EWUP3_Pos (10U) macro
2984 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l081xx.h3401 #define PWR_CSR_EWUP3_Pos (10U) macro
3402 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l071xx.h3273 #define PWR_CSR_EWUP3_Pos (10U) macro
3274 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l072xx.h3661 #define PWR_CSR_EWUP3_Pos (10U) macro
3662 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l073xx.h3803 #define PWR_CSR_EWUP3_Pos (10U) macro
3804 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l083xx.h3931 #define PWR_CSR_EWUP3_Pos (10U) macro
3932 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l082xx.h3789 #define PWR_CSR_EWUP3_Pos (10U) macro
3790 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h4195 #define PWR_CSR_EWUP3_Pos (6U) macro
4196 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000040 */
Dstm32f410rx.h4195 #define PWR_CSR_EWUP3_Pos (6U) macro
4196 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000040 */
Dstm32f410tx.h4185 #define PWR_CSR_EWUP3_Pos (6U) macro
4186 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000040 */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f071xb.h3672 #define PWR_CSR_EWUP3_Pos (10U) macro
3673 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h3837 #define PWR_CSR_EWUP3_Pos (10U) macro
3838 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l152xba.h3831 #define PWR_CSR_EWUP3_Pos (10U) macro
3832 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l100xba.h3825 #define PWR_CSR_EWUP3_Pos (10U) macro
3826 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l100xb.h3819 #define PWR_CSR_EWUP3_Pos (10U) macro
3820 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l151xb.h3704 #define PWR_CSR_EWUP3_Pos (10U) macro
3705 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l151xba.h3713 #define PWR_CSR_EWUP3_Pos (10U) macro
3714 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l100xc.h3927 #define PWR_CSR_EWUP3_Pos (10U) macro
3928 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l151xc.h3980 #define PWR_CSR_EWUP3_Pos (10U) macro
3981 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */
Dstm32l151xca.h3996 #define PWR_CSR_EWUP3_Pos (10U) macro
3997 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */

123