Home
last modified time | relevance | path

Searched refs:LL_AHB1_GRP1_PERIPH_CRC (Results 1 – 25 of 42) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wb0x/drivers/include/
Dstm32wb0x_hal_rcc.h432 #define __HAL_RCC_CRC_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC)
442 #define __HAL_RCC_CRC_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_CRC)
585 …ine __HAL_RCC_CRC_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC)
595 … __HAL_RCC_CRC_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC))
737 #define __HAL_RCC_CRC_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC)
747 #define __HAL_RCC_CRC_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC)
Dstm32wb0x_ll_bus.h84 #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN macro
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_hal_rcc.h794 …efine __HAL_RCC_CRC_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC)
799 …fine __HAL_RCC_CRC_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_CRC)
1032 …ne __HAL_RCC_CRC_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC)
1181 #define __HAL_RCC_CRC_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC)
1187 …fine __HAL_RCC_CRC_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC)
1357 … __HAL_RCC_CRC_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_CRC)
1362 …__HAL_RCC_CRC_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_CRC)
1593 …_RCC_CRC_IS_CLK_SLEEP_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_CRC)
1598 …HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() LL_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_CRC)
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/src/
Dstm32u0xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32wb0x/drivers/src/
Dstm32wb0x_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_ll_crc.c72 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
75 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_crc.c79 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
82 LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); in LL_CRC_DeInit()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_hal_rcc.h882 #define __HAL_RCC_CRC_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC)
892 #define __HAL_RCC_CRC_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_CRC)
1084 #define __HAL_RCC_CRC_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC)
1094 …fine __HAL_RCC_CRC_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC))
1734 #define __HAL_RCC_CRC_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC)
1746 #define __HAL_RCC_CRC_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC)
1956 …fine __HAL_RCC_CRC_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_CRC)
1967 …ine __HAL_RCC_CRC_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_CRC)
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_bus.h79 #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN macro
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_bus.h82 #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN macro
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_bus.h76 #define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN macro

12