Home
last modified time | relevance | path

Searched refs:I2C_OAR2_OA2MASK01_Pos (Results 1 – 25 of 215) sorted by relevance

123456789

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h2490 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2491 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f030x8.h2520 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2521 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f070x6.h2543 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2544 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f031x6.h2589 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2590 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f030xc.h2771 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2772 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f038xx.h2588 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2589 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f070xb.h2623 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2624 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f058xx.h3037 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3038 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32f051x8.h3038 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3039 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h2830 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2831 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l010x8.h2563 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2564 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l010xb.h2571 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2572 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l011xx.h2636 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2637 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l021xx.h2764 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2765 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l031xx.h2702 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2703 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l051xx.h2743 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2744 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l010x4.h2555 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2556 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l010x6.h2561 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2562 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l081xx.h2917 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2918 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l071xx.h2789 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
2790 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l052xx.h3032 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3033 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l062xx.h3160 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3161 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32l053xx.h3054 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3055 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h3323 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3324 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */
Dstm32c031xx.h3330 #define I2C_OAR2_OA2MASK01_Pos (8U) macro
3331 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */

123456789