Home
last modified time | relevance | path

Searched refs:I2C_CR1_PECEN (Results 1 – 25 of 250) sorted by relevance

12345678910

/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
Dstm32wlxx_hal_smbus.h294 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
627 I2C_CR1_PECEN)))
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_i2c.h1179 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1192 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1205 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
Dstm32h5xx_hal_smbus.h291 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
623 I2C_CR1_PECEN)))
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
Dstm32l0xx_hal_smbus.h294 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
627 I2C_CR1_PECEN)))
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_i2c.h1080 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1093 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1106 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
Dstm32f0xx_hal_smbus.h292 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
625 I2C_CR1_PECEN)))
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_ll_i2c.h1080 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1093 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1106 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_i2c.h1038 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1051 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1064 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32wb0x/drivers/include/
Dstm32wb0x_ll_i2c.h1038 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1051 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1064 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_i2c.h1171 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1184 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1197 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_i2c.h1179 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1192 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1205 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
Dstm32n6xx_hal_smbus.h291 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
623 I2C_CR1_PECEN)))
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_i2c.h1078 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1091 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1104 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_i2c.h1250 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1263 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1276 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_i2c.h1262 SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_EnableSMBusPEC()
1275 CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); in LL_I2C_DisableSMBusPEC()
1288 return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); in LL_I2C_IsEnabledSMBusPEC()
Dstm32wbaxx_hal_smbus.h291 #define SMBUS_PEC_ENABLE I2C_CR1_PECEN
625 I2C_CR1_PECEN)))

12345678910