Home
last modified time | relevance | path

Searched refs:GTZC_CFGR4_MPCBB5_REG_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h336 #define GTZC_PERIPH_MPCBB5_REG (GTZC1_PERIPH_REG4 | GTZC_CFGR4_MPCBB5_REG_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u595xx.h20739 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
20740 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
21221 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
21423 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
21625 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u5a5xx.h21359 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
21360 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
21863 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
22075 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
22287 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u5f7xx.h22348 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
22349 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
22870 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
23088 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
23306 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u599xx.h24523 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
24524 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
25035 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
25247 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
25459 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u5g7xx.h22968 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
22969 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
23512 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
23740 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
23968 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u5f9xx.h25491 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
25492 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
26019 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
26239 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
26459 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u5a9xx.h25143 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
25144 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
25677 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
25899 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
26121 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
Dstm32u5g9xx.h26111 #define GTZC_CFGR4_MPCBB5_REG_Pos (31U) macro
26112 #define GTZC_CFGR4_MPCBB5_REG_Msk (0x01UL << GTZC_CFGR4_MPCBB5_REG_Pos)
26661 #define GTZC_TZIC1_IER4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
26891 #define GTZC_TZIC1_SR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos
27121 #define GTZC_TZIC1_FCR4_MPCBB5_REG_Pos GTZC_CFGR4_MPCBB5_REG_Pos