Home
last modified time | relevance | path

Searched refs:GTZC_CFGR3_OCTOSPI2_REG_Pos (Results 1 – 11 of 11) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h281 #define GTZC_PERIPH_OCTOSPI2_REG (GTZC1_PERIPH_REG3 | GTZC_CFGR3_OCTOSPI2_REG_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u575xx.h19516 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
19517 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
19702 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
19832 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
19962 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
20148 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
20334 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u585xx.h20132 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
20133 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
20328 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
20464 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
20600 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
20796 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
20992 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u595xx.h20697 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
20698 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
20899 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
21039 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
21179 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
21381 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
21583 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u5a5xx.h21313 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
21314 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
21525 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
21671 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
21817 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
22029 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
22241 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u5f7xx.h22292 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
22293 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
22510 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
22662 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
22814 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
23032 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
23250 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u599xx.h24473 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
24474 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
24685 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
24835 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
24985 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25197 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25409 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u5g7xx.h22908 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
22909 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
23136 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
23294 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
23452 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
23680 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
23908 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u5f9xx.h25435 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
25436 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
25655 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25809 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25963 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
26183 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
26403 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u5a9xx.h25089 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
25090 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
25311 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25467 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25623 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
25845 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
26067 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
Dstm32u5g9xx.h26051 #define GTZC_CFGR3_OCTOSPI2_REG_Pos (21U) macro
26052 #define GTZC_CFGR3_OCTOSPI2_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI2_REG_Pos)
26281 #define GTZC_TZSC1_SECCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
26441 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
26601 #define GTZC_TZIC1_IER3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
26831 #define GTZC_TZIC1_SR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos
27061 #define GTZC_TZIC1_FCR3_OCTOSPI2_REG_Pos GTZC_CFGR3_OCTOSPI2_REG_Pos