Home
last modified time | relevance | path

Searched refs:GTZC_CFGR3_OCTOSPI1_REG_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h279 #define GTZC_PERIPH_OCTOSPI1_REG (GTZC1_PERIPH_REG3 | GTZC_CFGR3_OCTOSPI1_REG_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18465 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
18466 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
18637 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
18757 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
18877 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
19047 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
19215 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u535xx.h17907 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
17908 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
18071 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
18185 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
18299 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
18461 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
18621 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u575xx.h19514 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
19515 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
19700 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
19830 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
19960 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
20146 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
20332 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u585xx.h20130 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
20131 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
20326 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
20462 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
20598 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
20794 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
20990 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u595xx.h20695 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
20696 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
20897 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
21037 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
21177 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
21379 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
21581 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u5a5xx.h21311 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
21312 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
21523 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
21669 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
21815 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
22027 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
22239 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u5f7xx.h22290 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
22291 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
22508 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
22660 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
22812 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
23030 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
23248 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u599xx.h24471 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
24472 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
24683 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
24833 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
24983 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25195 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25407 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u5g7xx.h22906 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
22907 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
23134 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
23292 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
23450 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
23678 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
23906 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u5f9xx.h25433 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
25434 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
25653 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25807 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25961 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
26181 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
26401 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u5a9xx.h25087 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
25088 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
25309 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25465 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25621 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
25843 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
26065 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
Dstm32u5g9xx.h26049 #define GTZC_CFGR3_OCTOSPI1_REG_Pos (20U) macro
26050 #define GTZC_CFGR3_OCTOSPI1_REG_Msk (0x01UL << GTZC_CFGR3_OCTOSPI1_REG_Pos)
26279 #define GTZC_TZSC1_SECCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
26439 #define GTZC_TZSC1_PRIVCFGR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
26599 #define GTZC_TZIC1_IER3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
26829 #define GTZC_TZIC1_SR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos
27059 #define GTZC_TZIC1_FCR3_OCTOSPI1_REG_Pos GTZC_CFGR3_OCTOSPI1_REG_Pos