Home
last modified time | relevance | path

Searched refs:GTZC_CFGR3_GPU2D_Msk (Results 1 – 6 of 6) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h22297 #define GTZC_CFGR3_GPU2D_Msk (0x01UL << GTZC_CFGR3_GPU2D_Pos) macro
22515 #define GTZC_TZSC1_SECCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
22667 #define GTZC_TZSC1_PRIVCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
22819 #define GTZC_TZIC1_IER3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
23037 #define GTZC_TZIC1_SR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
23255 #define GTZC_TZIC1_FCR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
Dstm32u599xx.h24478 #define GTZC_CFGR3_GPU2D_Msk (0x01UL << GTZC_CFGR3_GPU2D_Pos) macro
24690 #define GTZC_TZSC1_SECCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
24840 #define GTZC_TZSC1_PRIVCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
24990 #define GTZC_TZIC1_IER3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25202 #define GTZC_TZIC1_SR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25414 #define GTZC_TZIC1_FCR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
Dstm32u5g7xx.h22913 #define GTZC_CFGR3_GPU2D_Msk (0x01UL << GTZC_CFGR3_GPU2D_Pos) macro
23141 #define GTZC_TZSC1_SECCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
23299 #define GTZC_TZSC1_PRIVCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
23457 #define GTZC_TZIC1_IER3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
23685 #define GTZC_TZIC1_SR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
23913 #define GTZC_TZIC1_FCR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
Dstm32u5f9xx.h25440 #define GTZC_CFGR3_GPU2D_Msk (0x01UL << GTZC_CFGR3_GPU2D_Pos) macro
25660 #define GTZC_TZSC1_SECCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25814 #define GTZC_TZSC1_PRIVCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25968 #define GTZC_TZIC1_IER3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
26188 #define GTZC_TZIC1_SR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
26408 #define GTZC_TZIC1_FCR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
Dstm32u5a9xx.h25094 #define GTZC_CFGR3_GPU2D_Msk (0x01UL << GTZC_CFGR3_GPU2D_Pos) macro
25316 #define GTZC_TZSC1_SECCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25472 #define GTZC_TZSC1_PRIVCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25628 #define GTZC_TZIC1_IER3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
25850 #define GTZC_TZIC1_SR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
26072 #define GTZC_TZIC1_FCR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
Dstm32u5g9xx.h26056 #define GTZC_CFGR3_GPU2D_Msk (0x01UL << GTZC_CFGR3_GPU2D_Pos) macro
26286 #define GTZC_TZSC1_SECCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
26446 #define GTZC_TZSC1_PRIVCFGR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
26606 #define GTZC_TZIC1_IER3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
26836 #define GTZC_TZIC1_SR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk
27066 #define GTZC_TZIC1_FCR3_GPU2D_Msk GTZC_CFGR3_GPU2D_Msk