Home
last modified time | relevance | path

Searched refs:GTZC_CFGR3_GFXMMU_Msk (Results 1 – 6 of 6) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h22299 #define GTZC_CFGR3_GFXMMU_Msk (0x01UL << GTZC_CFGR3_GFXMMU_Pos) macro
22517 #define GTZC_TZSC1_SECCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
22669 #define GTZC_TZSC1_PRIVCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
22821 #define GTZC_TZIC1_IER3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
23039 #define GTZC_TZIC1_SR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
23257 #define GTZC_TZIC1_FCR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
Dstm32u599xx.h24480 #define GTZC_CFGR3_GFXMMU_Msk (0x01UL << GTZC_CFGR3_GFXMMU_Pos) macro
24692 #define GTZC_TZSC1_SECCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
24842 #define GTZC_TZSC1_PRIVCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
24992 #define GTZC_TZIC1_IER3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25204 #define GTZC_TZIC1_SR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25416 #define GTZC_TZIC1_FCR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
Dstm32u5g7xx.h22915 #define GTZC_CFGR3_GFXMMU_Msk (0x01UL << GTZC_CFGR3_GFXMMU_Pos) macro
23143 #define GTZC_TZSC1_SECCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
23301 #define GTZC_TZSC1_PRIVCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
23459 #define GTZC_TZIC1_IER3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
23687 #define GTZC_TZIC1_SR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
23915 #define GTZC_TZIC1_FCR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
Dstm32u5f9xx.h25442 #define GTZC_CFGR3_GFXMMU_Msk (0x01UL << GTZC_CFGR3_GFXMMU_Pos) macro
25662 #define GTZC_TZSC1_SECCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25816 #define GTZC_TZSC1_PRIVCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25970 #define GTZC_TZIC1_IER3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
26190 #define GTZC_TZIC1_SR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
26410 #define GTZC_TZIC1_FCR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
Dstm32u5a9xx.h25096 #define GTZC_CFGR3_GFXMMU_Msk (0x01UL << GTZC_CFGR3_GFXMMU_Pos) macro
25318 #define GTZC_TZSC1_SECCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25474 #define GTZC_TZSC1_PRIVCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25630 #define GTZC_TZIC1_IER3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
25852 #define GTZC_TZIC1_SR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
26074 #define GTZC_TZIC1_FCR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
Dstm32u5g9xx.h26058 #define GTZC_CFGR3_GFXMMU_Msk (0x01UL << GTZC_CFGR3_GFXMMU_Pos) macro
26288 #define GTZC_TZSC1_SECCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
26448 #define GTZC_TZSC1_PRIVCFGR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
26608 #define GTZC_TZIC1_IER3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
26838 #define GTZC_TZIC1_SR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk
27068 #define GTZC_TZIC1_FCR3_GFXMMU_Msk GTZC_CFGR3_GFXMMU_Msk