Home
last modified time | relevance | path

Searched refs:GTZC_CFGR2_TIM16_Pos (Results 1 – 25 of 25) sorted by relevance

/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_gtzc.h173 #define GTZC_PERIPH_TIM16 (GTZC_PERIPH_REG2 | GTZC_CFGR2_TIM16_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_gtzc.h205 #define GTZC_PERIPH_TIM16 (GTZC_PERIPH_REG2 | GTZC_CFGR2_TIM16_Pos)
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_gtzc.h269 #define GTZC_PERIPH_TIM16 (GTZC1_PERIPH_REG2 | GTZC_CFGR2_TIM16_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h228 #define GTZC_PERIPH_TIM16 (GTZC1_PERIPH_REG2 | GTZC_CFGR2_TIM16_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h16465 #define GTZC_CFGR2_TIM16_Pos (3U) macro
16466 #define GTZC_CFGR2_TIM16_Msk ( 0x01UL << GTZC_CFGR2_TIM16_Pos )
16585 #define GTZC_TZSC_SECCFGR2_TIM16SEC_Pos GTZC_CFGR2_TIM16_Pos
16687 #define GTZC_TZSC_PRIVCFGR2_TIM16PRIV_Pos GTZC_CFGR2_TIM16_Pos
16809 #define GTZC_TZIC_IER2_TIM16IE_Pos GTZC_CFGR2_TIM16_Pos
16949 #define GTZC_TZIC_SR2_TIM16F_Pos GTZC_CFGR2_TIM16_Pos
17089 #define GTZC_TZIC_FCR2_TIM16FC_Pos GTZC_CFGR2_TIM16_Pos
Dstm32l562xx.h17210 #define GTZC_CFGR2_TIM16_Pos (3U) macro
17211 #define GTZC_CFGR2_TIM16_Msk ( 0x01UL << GTZC_CFGR2_TIM16_Pos )
17334 #define GTZC_TZSC_SECCFGR2_TIM16SEC_Pos GTZC_CFGR2_TIM16_Pos
17440 #define GTZC_TZSC_PRIVCFGR2_TIM16PRIV_Pos GTZC_CFGR2_TIM16_Pos
17568 #define GTZC_TZIC_IER2_TIM16IE_Pos GTZC_CFGR2_TIM16_Pos
17714 #define GTZC_TZIC_SR2_TIM16F_Pos GTZC_CFGR2_TIM16_Pos
17860 #define GTZC_TZIC_FCR2_TIM16FC_Pos GTZC_CFGR2_TIM16_Pos
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18425 #define GTZC_CFGR2_TIM16_Pos (5U) macro
18426 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
18597 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
18717 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
18837 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19007 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19177 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u535xx.h17873 #define GTZC_CFGR2_TIM16_Pos (5U) macro
17874 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
18037 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
18151 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
18265 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
18427 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
18589 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u575xx.h19470 #define GTZC_CFGR2_TIM16_Pos (5U) macro
19471 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
19656 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19786 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19916 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20102 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20288 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u585xx.h20080 #define GTZC_CFGR2_TIM16_Pos (5U) macro
20081 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
20276 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20412 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20548 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20744 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20940 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u595xx.h20649 #define GTZC_CFGR2_TIM16_Pos (5U) macro
20650 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
20851 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20991 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
21131 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
21333 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
21535 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u5a5xx.h21259 #define GTZC_CFGR2_TIM16_Pos (5U) macro
21260 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
21471 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
21617 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
21763 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
21975 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
22187 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u5f7xx.h22242 #define GTZC_CFGR2_TIM16_Pos (5U) macro
22243 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
22460 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
22612 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
22764 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
22982 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
23200 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u599xx.h24423 #define GTZC_CFGR2_TIM16_Pos (5U) macro
24424 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
24635 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
24785 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
24935 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25147 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25359 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u5g7xx.h22852 #define GTZC_CFGR2_TIM16_Pos (5U) macro
22853 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
23080 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
23238 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
23396 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
23624 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
23852 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u5f9xx.h25383 #define GTZC_CFGR2_TIM16_Pos (5U) macro
25384 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
25603 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25757 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25911 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
26131 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
26351 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u5a9xx.h25033 #define GTZC_CFGR2_TIM16_Pos (5U) macro
25034 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
25255 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25411 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25567 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
25789 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
26011 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32u5g9xx.h25993 #define GTZC_CFGR2_TIM16_Pos (5U) macro
25994 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
26223 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
26383 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
26543 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
26773 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
27003 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h562xx.h17133 #define GTZC_CFGR2_TIM16_Pos (13U) macro
17134 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
17322 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
17467 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
17611 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
17799 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
17987 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32h573xx.h19780 #define GTZC_CFGR2_TIM16_Pos (13U) macro
19781 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
19983 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20140 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20296 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20498 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20700 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
Dstm32h563xx.h19231 #define GTZC_CFGR2_TIM16_Pos (13U) macro
19232 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
19426 #define GTZC_TZSC1_SECCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19577 #define GTZC_TZSC1_PRIVCFGR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19727 #define GTZC_TZIC1_IER2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
19921 #define GTZC_TZIC1_SR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
20115 #define GTZC_TZIC1_FCR2_TIM16_Pos GTZC_CFGR2_TIM16_Pos
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba52xx.h5644 #define GTZC_CFGR2_TIM16_Pos GTZC_TZSC_SECCFGR2_TIM16SEC_Pos macro
5645 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
Dstm32wba54xx.h5827 #define GTZC_CFGR2_TIM16_Pos GTZC_TZSC_SECCFGR2_TIM16SEC_Pos macro
5828 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
Dstm32wba5mxx.h5827 #define GTZC_CFGR2_TIM16_Pos GTZC_TZSC_SECCFGR2_TIM16SEC_Pos macro
5828 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)
Dstm32wba55xx.h5827 #define GTZC_CFGR2_TIM16_Pos GTZC_TZSC_SECCFGR2_TIM16SEC_Pos macro
5828 #define GTZC_CFGR2_TIM16_Msk (0x01UL << GTZC_CFGR2_TIM16_Pos)