Home
last modified time | relevance | path

Searched refs:GTZC_CFGR2_RCC_Pos (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_gtzc.h227 #define GTZC_PERIPH_RCC (GTZC_PERIPH_REG2 | GTZC_CFGR2_RCC_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h356 #define GTZC_PERIPH_RCC (GTZC2_PERIPH_REG2 | GTZC_CFGR2_RCC_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h16425 #define GTZC_CFGR2_RCC_Pos (25U) macro
16426 #define GTZC_CFGR2_RCC_Msk ( 0x01UL << GTZC_CFGR2_RCC_Pos )
16769 #define GTZC_TZIC_IER2_RCCIE_Pos GTZC_CFGR2_RCC_Pos
16909 #define GTZC_TZIC_SR2_RCCF_Pos GTZC_CFGR2_RCC_Pos
17049 #define GTZC_TZIC_FCR2_RCCFC_Pos GTZC_CFGR2_RCC_Pos
Dstm32l562xx.h17166 #define GTZC_CFGR2_RCC_Pos (25U) macro
17167 #define GTZC_CFGR2_RCC_Msk ( 0x01UL << GTZC_CFGR2_RCC_Pos )
17524 #define GTZC_TZIC_IER2_RCCIE_Pos GTZC_CFGR2_RCC_Pos
17670 #define GTZC_TZIC_SR2_RCCF_Pos GTZC_CFGR2_RCC_Pos
17816 #define GTZC_TZIC_FCR2_RCCFC_Pos GTZC_CFGR2_RCC_Pos
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18533 #define GTZC_CFGR2_RCC_Pos (4U) macro
18534 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
18943 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
19113 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
19281 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u535xx.h17973 #define GTZC_CFGR2_RCC_Pos (4U) macro
17974 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
18363 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
18525 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
18685 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u575xx.h19588 #define GTZC_CFGR2_RCC_Pos (4U) macro
19589 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
20034 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
20220 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
20406 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u585xx.h20208 #define GTZC_CFGR2_RCC_Pos (4U) macro
20209 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
20676 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
20872 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
21068 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u595xx.h20777 #define GTZC_CFGR2_RCC_Pos (4U) macro
20778 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
21259 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
21461 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
21663 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u5a5xx.h21397 #define GTZC_CFGR2_RCC_Pos (4U) macro
21398 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
21901 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
22113 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
22325 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u5f7xx.h22386 #define GTZC_CFGR2_RCC_Pos (4U) macro
22387 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
22908 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
23126 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
23344 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u599xx.h24561 #define GTZC_CFGR2_RCC_Pos (4U) macro
24562 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
25073 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
25285 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
25497 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u5g7xx.h23006 #define GTZC_CFGR2_RCC_Pos (4U) macro
23007 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
23550 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
23778 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
24006 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u5f9xx.h25529 #define GTZC_CFGR2_RCC_Pos (4U) macro
25530 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
26057 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
26277 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
26497 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u5a9xx.h25181 #define GTZC_CFGR2_RCC_Pos (4U) macro
25182 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
25715 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
25937 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
26159 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos
Dstm32u5g9xx.h26149 #define GTZC_CFGR2_RCC_Pos (4U) macro
26150 #define GTZC_CFGR2_RCC_Msk (0x01UL << GTZC_CFGR2_RCC_Pos)
26699 #define GTZC_TZIC2_IER2_RCC_Pos GTZC_CFGR2_RCC_Pos
26929 #define GTZC_TZIC2_SR2_RCC_Pos GTZC_CFGR2_RCC_Pos
27159 #define GTZC_TZIC2_FCR2_RCC_Pos GTZC_CFGR2_RCC_Pos