Home
last modified time | relevance | path

Searched refs:GTZC_CFGR2_MPCBB4_REG_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h362 #define GTZC_PERIPH_MPCBB4_REG (GTZC2_PERIPH_REG2 | GTZC_CFGR2_MPCBB4_REG_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18545 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
18546 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
18955 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
19125 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
19293 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u535xx.h17985 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
17986 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
18375 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
18537 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
18697 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u575xx.h19600 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
19601 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
20046 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
20232 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
20418 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u585xx.h20220 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
20221 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
20688 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
20884 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
21080 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u595xx.h20789 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
20790 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
21271 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
21473 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
21675 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u5a5xx.h21409 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
21410 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
21913 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
22125 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
22337 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u5f7xx.h22398 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
22399 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
22920 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
23138 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
23356 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u599xx.h24573 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
24574 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
25085 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
25297 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
25509 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u5g7xx.h23018 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
23019 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
23562 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
23790 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
24018 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u5f9xx.h25541 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
25542 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
26069 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
26289 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
26509 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u5a9xx.h25193 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
25194 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
25727 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
25949 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
26171 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
Dstm32u5g9xx.h26161 #define GTZC_CFGR2_MPCBB4_REG_Pos (25U) macro
26162 #define GTZC_CFGR2_MPCBB4_REG_Msk (0x01UL << GTZC_CFGR2_MPCBB4_REG_Pos)
26711 #define GTZC_TZIC2_IER2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
26941 #define GTZC_TZIC2_SR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos
27171 #define GTZC_TZIC2_FCR2_MPCBB4_REG_Pos GTZC_CFGR2_MPCBB4_REG_Pos