Home
last modified time | relevance | path

Searched refs:GTZC_CFGR1_TIM7_Pos (Results 1 – 23 of 23) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_gtzc.h175 #define GTZC_PERIPH_TIM7 (GTZC_PERIPH_REG1 | GTZC_CFGR1_TIM7_Pos)
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_gtzc.h192 #define GTZC_PERIPH_TIM7 (GTZC1_PERIPH_REG1 | GTZC_CFGR1_TIM7_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h195 #define GTZC_PERIPH_TIM7 (GTZC1_PERIPH_REG1 | GTZC_CFGR1_TIM7_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h16405 #define GTZC_CFGR1_TIM7_Pos (5U) macro
16406 #define GTZC_CFGR1_TIM7_Msk ( 0x01UL << GTZC_CFGR1_TIM7_Pos )
16545 #define GTZC_TZSC_SECCFGR1_TIM7SEC_Pos GTZC_CFGR1_TIM7_Pos
16647 #define GTZC_TZSC_PRIVCFGR1_TIM7PRIV_Pos GTZC_CFGR1_TIM7_Pos
16749 #define GTZC_TZIC_IER1_TIM7IE_Pos GTZC_CFGR1_TIM7_Pos
16889 #define GTZC_TZIC_SR1_TIM7F_Pos GTZC_CFGR1_TIM7_Pos
17029 #define GTZC_TZIC_FCR1_TIM7FC_Pos GTZC_CFGR1_TIM7_Pos
Dstm32l562xx.h17144 #define GTZC_CFGR1_TIM7_Pos (5U) macro
17145 #define GTZC_CFGR1_TIM7_Msk ( 0x01UL << GTZC_CFGR1_TIM7_Pos )
17290 #define GTZC_TZSC_SECCFGR1_TIM7SEC_Pos GTZC_CFGR1_TIM7_Pos
17396 #define GTZC_TZSC_PRIVCFGR1_TIM7PRIV_Pos GTZC_CFGR1_TIM7_Pos
17502 #define GTZC_TZIC_IER1_TIM7IE_Pos GTZC_CFGR1_TIM7_Pos
17648 #define GTZC_TZIC_SR1_TIM7F_Pos GTZC_CFGR1_TIM7_Pos
17794 #define GTZC_TZIC_FCR1_TIM7FC_Pos GTZC_CFGR1_TIM7_Pos
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h15747 #define GTZC_CFGR1_TIM7_Pos (5U) macro
15748 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
15898 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16005 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16111 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16261 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16411 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32h562xx.h17063 #define GTZC_CFGR1_TIM7_Pos (5U) macro
17064 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
17252 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
17397 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
17541 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
17729 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
17917 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32h533xx.h16296 #define GTZC_CFGR1_TIM7_Pos (5U) macro
16297 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
16455 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16568 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16680 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16838 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
16996 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32h573xx.h19708 #define GTZC_CFGR1_TIM7_Pos (5U) macro
19709 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
19911 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20068 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20224 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20426 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20628 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32h563xx.h19159 #define GTZC_CFGR1_TIM7_Pos (5U) macro
19160 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
19354 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
19505 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
19655 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
19849 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20043 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32h503xx.h10837 #define GTZC_CFGR1_TIM7_Pos (5U) macro
10838 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
10946 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18387 #define GTZC_CFGR1_TIM7_Pos (5U) macro
18388 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
18559 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18679 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18799 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18969 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
19139 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u535xx.h17835 #define GTZC_CFGR1_TIM7_Pos (5U) macro
17836 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
17999 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18113 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18227 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18389 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
18551 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u575xx.h19428 #define GTZC_CFGR1_TIM7_Pos (5U) macro
19429 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
19614 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
19744 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
19874 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20060 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20246 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u585xx.h20038 #define GTZC_CFGR1_TIM7_Pos (5U) macro
20039 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
20234 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20370 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20506 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20702 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20898 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u595xx.h20601 #define GTZC_CFGR1_TIM7_Pos (5U) macro
20602 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
20803 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
20943 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
21083 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
21285 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
21487 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u5a5xx.h21211 #define GTZC_CFGR1_TIM7_Pos (5U) macro
21212 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
21423 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
21569 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
21715 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
21927 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
22139 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u5f7xx.h22194 #define GTZC_CFGR1_TIM7_Pos (5U) macro
22195 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
22412 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
22564 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
22716 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
22934 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
23152 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u599xx.h24375 #define GTZC_CFGR1_TIM7_Pos (5U) macro
24376 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
24587 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
24737 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
24887 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25099 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25311 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u5g7xx.h22804 #define GTZC_CFGR1_TIM7_Pos (5U) macro
22805 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
23032 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
23190 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
23348 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
23576 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
23804 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u5f9xx.h25335 #define GTZC_CFGR1_TIM7_Pos (5U) macro
25336 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
25555 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25709 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25863 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
26083 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
26303 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u5a9xx.h24985 #define GTZC_CFGR1_TIM7_Pos (5U) macro
24986 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
25207 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25363 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25519 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25741 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
25963 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
Dstm32u5g9xx.h25945 #define GTZC_CFGR1_TIM7_Pos (5U) macro
25946 #define GTZC_CFGR1_TIM7_Msk (0x01UL << GTZC_CFGR1_TIM7_Pos)
26175 #define GTZC_TZSC1_SECCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
26335 #define GTZC_TZSC1_PRIVCFGR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
26495 #define GTZC_TZIC1_IER1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
26725 #define GTZC_TZIC1_SR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos
26955 #define GTZC_TZIC1_FCR1_TIM7_Pos GTZC_CFGR1_TIM7_Pos