Home
last modified time | relevance | path

Searched refs:GTZC_CFGR1_SPI3_Msk (Results 1 – 20 of 20) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h16398 #define GTZC_CFGR1_SPI3_Msk ( 0x01UL << GTZC_CFGR1_SPI3_Pos ) macro
16538 #define GTZC_TZSC_SECCFGR1_SPI3SEC_Msk GTZC_CFGR1_SPI3_Msk
16640 #define GTZC_TZSC_PRIVCFGR1_SPI3PRIV_Msk GTZC_CFGR1_SPI3_Msk
16742 #define GTZC_TZIC_IER1_SPI3IE_Msk GTZC_CFGR1_SPI3_Msk
16882 #define GTZC_TZIC_SR1_SPI3F_Msk GTZC_CFGR1_SPI3_Msk
17022 #define GTZC_TZIC_FCR1_SPI3FC_Msk GTZC_CFGR1_SPI3_Msk
Dstm32l562xx.h17137 #define GTZC_CFGR1_SPI3_Msk ( 0x01UL << GTZC_CFGR1_SPI3_Pos ) macro
17283 #define GTZC_TZSC_SECCFGR1_SPI3SEC_Msk GTZC_CFGR1_SPI3_Msk
17389 #define GTZC_TZSC_PRIVCFGR1_SPI3PRIV_Msk GTZC_CFGR1_SPI3_Msk
17495 #define GTZC_TZIC_IER1_SPI3IE_Msk GTZC_CFGR1_SPI3_Msk
17641 #define GTZC_TZIC_SR1_SPI3F_Msk GTZC_CFGR1_SPI3_Msk
17787 #define GTZC_TZIC_FCR1_SPI3FC_Msk GTZC_CFGR1_SPI3_Msk
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h15758 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
15909 #define GTZC_TZSC1_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16016 #define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16122 #define GTZC_TZIC1_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16272 #define GTZC_TZIC1_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16422 #define GTZC_TZIC1_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32h562xx.h17078 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
17267 #define GTZC_TZSC1_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
17412 #define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
17556 #define GTZC_TZIC1_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
17744 #define GTZC_TZIC1_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
17932 #define GTZC_TZIC1_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32h533xx.h16307 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
16466 #define GTZC_TZSC1_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16579 #define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16691 #define GTZC_TZIC1_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
16849 #define GTZC_TZIC1_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
17007 #define GTZC_TZIC1_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32h573xx.h19723 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
19926 #define GTZC_TZSC1_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20083 #define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20239 #define GTZC_TZIC1_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20441 #define GTZC_TZIC1_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20643 #define GTZC_TZIC1_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32h563xx.h19174 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
19369 #define GTZC_TZSC1_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
19520 #define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
19670 #define GTZC_TZIC1_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
19864 #define GTZC_TZIC1_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20058 #define GTZC_TZIC1_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32h503xx.h10846 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
10955 #define GTZC_TZSC1_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18500 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
18644 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
18764 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
18910 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
19080 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
19248 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u535xx.h17940 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
18078 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
18192 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
18330 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
18492 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
18652 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u575xx.h19555 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
19709 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
19839 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20001 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20187 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20373 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u585xx.h20175 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
20335 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20471 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20643 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
20839 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21035 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u595xx.h20744 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
20908 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21048 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21226 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21428 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21630 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u5a5xx.h21364 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
21534 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21680 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
21868 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
22080 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
22292 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u5f7xx.h22353 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
22529 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
22681 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
22875 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
23093 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
23311 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u599xx.h24528 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
24702 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
24852 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25040 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25252 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25464 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u5g7xx.h22973 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
23155 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
23313 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
23517 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
23745 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
23973 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u5f9xx.h25496 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
25674 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25828 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26024 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26244 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26464 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u5a9xx.h25148 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
25328 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25484 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25682 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
25904 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26126 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
Dstm32u5g9xx.h26116 #define GTZC_CFGR1_SPI3_Msk (0x01UL << GTZC_CFGR1_SPI3_Pos) macro
26300 #define GTZC_TZSC2_SECCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26460 #define GTZC_TZSC2_PRIVCFGR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26666 #define GTZC_TZIC2_IER1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
26896 #define GTZC_TZIC2_SR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk
27126 #define GTZC_TZIC2_FCR1_SPI3_Msk GTZC_CFGR1_SPI3_Msk